 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AD4081BBCZ 데이터시트(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD4081BBCZ 데이터시트(HTML) 1 Page - Analog Devices |
|
|
1 / 95 page  Data Sheet AD4081 20-Bit, 20 MSPS, Differential SAR ADC Rev. 0 DOCUMENT FEEDBACK TECHNICAL SUPPORT Information furnished by Analog Devices is believed to be accurate and reliable "as is". However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. All Analog Devices products contained herein are subject to release and availability. FEATURES ► High performance ► Throughput: 20MSPS, 77.50ns conversion latency ► INL: ±4ppm (typical), ±8ppm (maximum) ► Dynamic range: 94.6dBFS ► SNR/THD ► 94dB (typical)/−117.3dB (typical) at fIN = 1kHz ► 93.7dB (typical)/−103.7dB (typical) at fIN = 1MHz ► Noise spectral density: −164.6dBFS/Hz ► 20-bit resolution, no missing codes ► Low power ► 68.6mW typical at 20MSPS with −0.5dBFS sine-wave input ► Easy Drive, fully differential input ► 6V p-p differential input range ► Continuous signal acquisition ► Linearized, 5μA/MSPS input current ► Integrated, low-drift reference buffer and decoupling ► Integrated VCM generation ► Digital features and data interface ► Conversion result FIFO, 16K sample depth ► Digital averaging filter with up to 210 decimation ► SPI configuration ► Configurable data interface ► Single lane, DDR, serial LVDS, 400Mbps per lane ► Dual lane, DDR, serial LVDS, 200Mbps per lane ► Single/quad lane SPI data interface ► Package ► 49-ball, 5mm × 5mm CSP_BGA, 0.65mm pitch ► Integrated supply decoupling capacitors ► Operating temperature range: −40°C to +85°C APPLICATIONS ► Digital imaging ► Cell analysis ► Spectroscopy ► Automated test equipment ► High speed data acquisition ► Digital control loops, hardware in the loop ► Power quality analysis ► Source measurement units ► Electron and X-ray microscopy ► Radar level measurement ► Nondestructive test FUNCTIONAL BLOCK DIAGRAM Figure 1. AD4081 Functional Block Diagram GENERAL DESCRIPTION The AD4081 is a high speed, low noise, low distortion, 20-bit, Easy Drive, successive approximation register (SAR) analog-to-digital converter (ADC). Maintaining high performance (signal-to-noise and distortion (SINAD) ratio > 90dBFS) at signal frequencies in excess of 1MHz enables the AD4081 to service a wide variety of precision, wide bandwidth data acquisition applications. Simplification of the input anti-alias filter design can be accomplished by applying over- sampling along with the integrated digital filtering and decimation to reduce noise and lower the output data rate for applications that do not require the lowest latency of the AD4081. The AD4081 Easy Drive features reduce both signal chain com- plexity and power consumption while enabling greater channel density and flexibility in companion component selection. The prod- uct input structure was designed to minimize any input dependent signal currents, therefore reducing any converter induced settling artifacts. The continuous acquisition architecture allows settling across the entire conversion cycle, easing ADC driver settling and bandwidth requirements as compared to other high-speed data converters. The AD4081 includes several elements that simplify data converter integration: a low drift reference buffer, low dropout (LDO) regula- tors to generate ADC core and digital interface supply rails, and a 16K result data first-in first out (FIFO) that can greatly reduce the load on the digital host. Additionally, critical supply and reference decoupling capacitors are integrated in the package to ensure optimum performance, simplify printed circuit board (PCB) layout, and reduce the overall solution footprint. |
유사한 부품 번호 - AD4081BBCZ |
|
유사한 설명 - AD4081BBCZ |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
