| 전자부품 데이터시트 검색엔진 |
|
TMP112 데이터시트(PDF) 5 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMP112 데이터시트(HTML) 5 Page - Texas Instruments |
|
5 / 46 page ![]() 5 Pin Configuration and Functions 2 1 3 5 4 GND SCL V+ SDA ADD0 Not to scale Figure 5-1. DPW Package 5-Pin X2SON Just Address Option TMP112D-Q1 (Top View) 1 2 3 6 5 4 SDA V+ ADD0 SCL GND ALERT Figure 5-2. DRL Package 6-Pin SOT563 Address and Alert Option TMP112D-Q1 and TMP112-Q1 (Top View) Table 5-1. Pin Functions PIN TYPE(1) DESCRIPTION NAME NO. (DPW package) NO. (DRL package) TMP112D-Q1 TMP112-Q1 TMP112D-Q1 GND 1 2 — Ground SCL 2 1 I Serial clock ADD0 3 4 I Address select. Connect to GND, SCL, SDA or V+. Pin-3 curvature is overlooked pin-1 on DPW package. ALERT — 3 O Overtemperature alert. Open-drain output; requires a pullup resistor. Note-1: Only available on DRL package. Note-2: Connecting to GND if Alert pin is not used is preferred. SDA 4 6 I/O Serial data input. Open-drain output; requires a pullup resistor. V+ 5 5 I Supply voltage, 1.4V to 3.6V (1) I = Input, O = Output, I/O = Input or Output. www.ti.com TMP112-Q1, TMP112D-Q1 SLOS887G – SEPTEMBER 2014 – REVISED MAY 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 5 Product Folder Links: TMP112-Q1 TMP112D-Q1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |