| 전자부품 데이터시트 검색엔진 |
|
TMP461 데이터시트(PDF) 7 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMP461 데이터시트(HTML) 7 Page - Texas Instruments |
|
7 / 38 page ![]() 6.6 Two-Wire Timing Requirements At –55°C to 125°C and V+ = 1.7V to 3.6V, unless otherwise noted FAST-MODE FAST-MODE PLUS HIGH-SPEED MODE UNIT MIN MAX MIN MAX MIN MAX f(SCL) SCL operating frequency 0.001 0.4 0.001 1.0 0.001 2.17 MHz t(BUF) Bus free time between stop and start condition 1300 500 160 ns t(HDSTA) Hold time after repeated start condition. After this period, the first clock is generated. 600 260 160 ns t(SUSTA) Repeated start condition setup time 600 260 160 ns t(SUSTO) Stop condition setup time 600 260 160 ns t(HDDAT) Data hold time 0 900 0 450 0 150 ns t(SUDAT) Data setup time 100 50 40 ns t(LOW) SCL clock low period 1300 500 320 ns t(HIGH) SCL clock high period 600 260 60 ns tF – SDA Data fall time 300 120 130 ns tF, tR – SCL Clock fall and rise time 300 120 40 ns tR Rise time for SCL ≤ 100 kHz 1000 ns 6.7 Timing Diagrams SCL SDA t (LOW) t R t F t (HDSTA) t (HDSTA) t (HDDAT) t (BUF) t (SUDAT) t (HIGH) t (SUSTA) t (SUSTO) P S S P Figure 6-1. Two-Wire Timing Diagram www.ti.com TMP461-EP SNIS241 – SEPTEMBER 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 7 Product Folder Links: TMP461-EP |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |