전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HCC4031B 데이터시트(PDF) 2 Page - STMicroelectronics

부품명 HCC4031B
상세설명  64-STAGE STATIC SHIFT REGISTER
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

HCC4031B 데이터시트(HTML) 2 Page - STMicroelectronics

  HCC4031B Datasheet HTML 1Page - STMicroelectronics HCC4031B Datasheet HTML 2Page - STMicroelectronics HCC4031B Datasheet HTML 3Page - STMicroelectronics HCC4031B Datasheet HTML 4Page - STMicroelectronics HCC4031B Datasheet HTML 5Page - STMicroelectronics HCC4031B Datasheet HTML 6Page - STMicroelectronics HCC4031B Datasheet HTML 7Page - STMicroelectronics HCC4031B Datasheet HTML 8Page - STMicroelectronics HCC4031B Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 12 page
background image
FUNCTIONAL DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol
Parameter
Value
Unit
V DD*
Supply Voltage : HC C Types
HCF Types
– 0.5 to + 20
– 0.5 to + 18
V
V
VI
Input Voltage
– 0.5 to VDD + 0.5
V
I I
DC Input Current (any one input)
± 10
mA
Pto t
Total Power Dissipation (per package)
Dissipation per Output Transistor
for Top = Full Package-temperature Range
200
100
mW
mW
T op
Operating Temperature : HCC Types
HCF Types
– 55 to + 125
–40 to + 85
°C
°C
T stg
Storage Temperature
– 65 to + 150
°C
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Val ue
Unit
VDD
Supply Voltage : HCC Types
HC F Types
3to+ 18
3to+ 15
V
V
VI
Input Voltage
0 to VDD
V
T op
Operating Temperature : HCC Types
HCF Types
– 55 to + 125
–40 to + 85
°C
°C
Stresses above those listed under ”Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at theseor any other conditions abovethose indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for external periods may affect device reliability.
* All voltage values are referred to VSS pin voltage.
ister packages while allowing reduced clock drive
fan-out and transition-time requirements. A third
cascading option makes use of the Q’ output from
the 1/2 stage, which is available on the next nega-
tive-going transition of the clock after the Q output
occurs. This delayed output, like the delayed clock
CLD, is used with clocks having slow rise and fall
times.
HCC/HCF4031B
2/12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com