CC113LRGP datasheet(20/87 Pages) TI2

20 / 87 page

CC113L

SWRS108B – MAY 2011 – REVISED JUNE 2014

www.ti.com

NOTE

The minimum tsp,pd figure in Table 5-1 can be used in cases where the user does not read

the CHIP_RDYn signal. CSn low to positive edge on SCLK when the chip is woken from

power- down depends on the start-up time of the crystal being used. The 150

μs in Table 5-1

is the crystal oscillator start-up time measured on SWRR046 and SWRR045 using crystal

AT-41CD2 from NDK.

5.5.1

Chip Status Byte

When the header byte, data byte, or command strobe is sent on the SPI interface, the chip status byte is

sent by the CC 113L113L113L on the SO pin. The status byte contains key status signals, useful for the

MCU. The first bit, s7, is the CHIP_RDYn signal and this signal must go low before the first positive edge

of SCLK. The CHIP_RDYn signal indicates that the crystal is running.

Bits 6, 5, and 4 comprise the STATE value. This value reflects the state of the chip. The XOSC and power

to the digital core are on in the IDLE state, but all other modules are in power down. The frequency and

channel configuration should only be updated when the chip is in this state.

The last four bits (3:0) in the status byte contains FIFO_BYTES_AVAILABLE. For these bits to give any

valid information, the R/W bit in the header byte must be set to 1. The FIFO_BYTES_AVAILABLE field will

then

contain

the

number

bytes

that

can

read

from

the

FIFO.

When

FIFO_BYTES_AVAILABLE=15, 15 or more bytes can be read. The RX FIFO should not be emptied

before the complete packet has been received (see the CC113L Errata Notes SWRZ038 for more details).

Table 5-2 gives a status byte summary.

Table 5-2. Status Byte Summary

Bits

Name

Description

CHIP_RDYn

Stays high until power and crystal have stabilized. Should always be low when using the SPI interface.

Indicates the current main state machine mode

Value

State

Description

IDLE state

000

IDLE

(Also reported for some transitional states instead of

SETTLING or CALIBRATE)

001

Receive mode

010

Reserved

6:4

STATE[2:0]

011

Reserved

100

CALIBRATE

Frequency synthesizer calibration is running

101

SETTLING

PLL is settling

RX FIFO has overflowed. Read out any useful data, then flush

110

RXFIFO_OVERFLOW

the FIFO with SFRX

111

Reserved

FIFO_BYTES_

3:0

The number of bytes available in the RX FIFO

AVAILABLE[3:0]

Detailed Description

Submit Documentation Feedback

Product Folder Links: CC113L

CC113LRGP 데이터시트(PDF) 20 Page - Texas Instruments

CC113LRGP 데이터시트(HTML) 20 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87

데이터시트 다운로드

링크 URL