| 전자부품 데이터시트 검색엔진 |
|
LP5018 데이터시트(PDF) 42 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP5018 데이터시트(HTML) 42 Page - Texas Instruments |
|
42 / 59 page ![]() • Add as many thermal vias as possible directly under the package ground pad to optimize the thermal conductivity of the board. • Use either plated-shut or plugged and capped vias for all the thermal vias on both sides of the board to prevent solder voids. 8.4.2 Layout Examples To LED To LED To LED To LED To LED To LED To LED To LED To LED To LED 1 2 3 4 5 6 7 8 24 23 22 21 20 19 18 17 GND OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT16 OUT17 OUT0 GND GND GND GND Figure 8-4. LP5018 VQFN Layout Example LP5018, LP5024 SLVSEB8C – OCTOBER 2018 – REVISED JULY 2024 www.ti.com 42 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: LP5018 LP5024 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |