전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

IMSC011 데이터시트(PDF) 12 Page - STMicroelectronics

부품명 IMSC011
상세설명  Link adaptor
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

IMSC011 데이터시트(HTML) 12 Page - STMicroelectronics

Back Button IMSC011 Datasheet HTML 8Page - STMicroelectronics IMSC011 Datasheet HTML 9Page - STMicroelectronics IMSC011 Datasheet HTML 10Page - STMicroelectronics IMSC011 Datasheet HTML 11Page - STMicroelectronics IMSC011 Datasheet HTML 12Page - STMicroelectronics IMSC011 Datasheet HTML 13Page - STMicroelectronics IMSC011 Datasheet HTML 14Page - STMicroelectronics IMSC011 Datasheet HTML 15Page - STMicroelectronics IMSC011 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 30 page
background image
IMS C011
/30
12
5
Mode 1 parallel interface
In Mode 1 the IMS C011 link adaptor is configured as a parallel peripheral interface with handshake lines.
Communication with a transputer family device is via the serial link. The parallel interface comprises an
input port and an output port, both with handshake.
5.1
Input port
The eight bit parallel input port I0-7 can be read by a transputer family device via the serial link. IValid and
IAck provide a simple two-wire handshake for this port. When data is valid on I0-7, IValid is taken high
by the peripheral device to commence the handshake. The link adaptor transmits data presented on I0-7
out through the serial link. After the data byte transmission has been completed and an acknowledge pack-
et is received on the input link, the IMS C011 sets IAck high. To complete the handshake, the peripheral
device must return IValid low. The link adaptor will then set IAck low. New data should not be put onto
I0-7 until IAck is returned low.
Symbol
Parameter
Min
Nom
Max
Units
Notes
TIdVIvH
Data setup
5
ns
TIvHLdV
IValid high to link data output
0.8
2.5
bits
1,2
TLaVIaH
Link acknowledge start to IAck high
3.5
bits
1,3
TIaHIdX
Data hold after IAck high
0
ns
TIaHIvL
IValid hold after IAck high
0
ns
TIvLIaL
IAck hold after IValid low
0.8
3
bits
1
TIaLIvH
Delay before next IValid high
0
ns
Notes
1 Unit of measurement is one link data bit time; at 10 Mbits/s data link speed, one bit time is nomi-
nally 100 ns.
2 Maximum time assumes there is no acknowledge packet already on the link. Maximum time with
acknowledge on the link is extended by 2 bits.
3 Both data transmission and the returned acknowledge must be completed before IAck can go
high.
Table 5.1
Mode 1 parallel data input
Ack
Data
TIdVIvH
TIvLIaL
TIvHLdV
LinkOut
I0–7
LinkIn
TLaVIaH
IValid
IAck
TIaHIvL
TIaLIvH
TIaHIdX
Figure 5.1
IMS C011 Mode 1 parallel data input to link adaptor



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com