| 전자부품 데이터시트 검색엔진 |
|
INA849 데이터시트(PDF) 29 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
INA849 데이터시트(HTML) 29 Page - Texas Instruments |
|
29 / 39 page ![]() 8.4.2 Layout Example GND GND GND IN– 4 IN+ 1 2 3 FDA_IN+ OUT– OUT+ 9 FDA_IN– 12 11 10 PAD R2 GND IN+ R1 GND C4 C2 C7 C6 VOCM ADC_INP ADC_INN Use ground pours for shielding the input signal pairs Place bypass capacitors as close to IC as possible R3 R4 C10 Consider using thermal vias for heatsinking Cutouts on ground planes underneath input pins can reduce stray capacitance, for better phase margin C8 C9 GND VIN+ VIN R2 R1 C2 C5 PGA854 ADC C6 C7 INP INN C10 R3 R4 OUT+ OUT VCM C9 C8 Connect feedback capacitors between OUT and FDA_IN+ (optional) A<2:0> DGND IN- A2 A0 C1 GND LVSS VS C3 C5 VS+ LVDD Optional noise filtering capacitors C4 C1 C3 VS+ VS VLVDD VLVSS Figure 8-10. Example Schematic and Associated PCB Layout www.ti.com PGA854 SBOSAN2A – AUGUST 2025 – REVISED DECEMBER 2025 Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 29 Product Folder Links: PGA854 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |