전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

EVAL-ADN2805EBZ 데이터시트(PDF) 3 Page - Analog Devices

부품명 EVAL-ADN2805EBZ
상세설명  1.25 Gbps Clock and Data Recovery IC
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

EVAL-ADN2805EBZ 데이터시트(HTML) 3 Page - Analog Devices

  EVAL-ADN2805EBZ Datasheet HTML 1Page - Analog Devices EVAL-ADN2805EBZ Datasheet HTML 2Page - Analog Devices EVAL-ADN2805EBZ Datasheet HTML 3Page - Analog Devices EVAL-ADN2805EBZ Datasheet HTML 4Page - Analog Devices EVAL-ADN2805EBZ Datasheet HTML 5Page - Analog Devices EVAL-ADN2805EBZ Datasheet HTML 6Page - Analog Devices EVAL-ADN2805EBZ Datasheet HTML 7Page - Analog Devices EVAL-ADN2805EBZ Datasheet HTML 8Page - Analog Devices EVAL-ADN2805EBZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 16 page
background image
ADN2805
Rev. 0 | Page 3 of 16
SPECIFICATIONS
TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V, CF = 0.47 μF, SLICEP = SLICEN = VEE, input data pattern: PRBS 223 − 1,
unless otherwise noted.
Table 1.
Parameter
Conditions
Min
Typ
Max
Unit
QUANTIZER—DC CHARACTERISTICS
Input Voltage Range
@ PIN or NIN, dc-coupled
1.8
2.8
V
Peak-to-Peak Differential Input
PIN − NIN
0.2
2.0
V
Input Common-Mode Level
DC-coupled
2.3
2.5
2.8
V
QUANTIZER—AC CHARACTERISTICS
Data Rate
1250
Mbps
S11
@ 2.5 GHz
−15
dB
Input Resistance
Differential
100
Ω
Input Capacitance
0.65
pF
LOSS-OF-LOCK (LOL) DETECT
VCO Frequency Error for LOL Assert
With respect to nominal
1000
ppm
VCO Frequency Error for LOL Deassert
With respect to nominal
250
ppm
LOL Response Time
200
μs
ACQUISITION TIME
Lock-to-Data Mode
GbE
1.5
ms
Optional Lock to REFCLK Mode
20.0
ms
DATA RATE READBACK ACCURACY
Fine Readback
In addition to REFCLK accuracy
100
ppm
POWER SUPPLY
Power Supply Voltage
3.0
3.3
3.6
V
Power Supply Current
Locked to 1.25 Gbps
118
131
mA
OPERATING TEMPERATURE RANGE
−40
+85
°C
JITTER SPECIFICATIONS
TA = TMIN to TMAX, VCC = VMIN to VMAX, VEE = 0 V, CF = 0.47 μF, SLICEP = SLICEN = VEE, input data pattern: PRBS 223 − 1,
unless otherwise noted.
Table 2.
Parameter
Conditions
Min
Typ
Max
Unit
PHASE-LOCKED LOOP CHARACTERISTICS
Jitter Peaking
0
0.03
dB
Jitter Generation
0.001
0.003
UI rms
0.02
0.04
UI p-p
Jitter Tolerance
GbE, IEEE 802.3, 637 kHz
0.749
UI p-p



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com