전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LM4934 데이터시트(PDF) 11 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 LM4934
상세설명  3D Audio Sub-System with Stereo Speaker, OCL/SE Stereo Headphone, Earpiece and Mono Line Level Outputs
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM4934 데이터시트(HTML) 11 Page - National Semiconductor (TI)

Back Button LM4934 Datasheet HTML 7Page - National Semiconductor (TI) LM4934 Datasheet HTML 8Page - National Semiconductor (TI) LM4934 Datasheet HTML 9Page - National Semiconductor (TI) LM4934 Datasheet HTML 10Page - National Semiconductor (TI) LM4934 Datasheet HTML 11Page - National Semiconductor (TI) LM4934 Datasheet HTML 12Page - National Semiconductor (TI) LM4934 Datasheet HTML 13Page - National Semiconductor (TI) LM4934 Datasheet HTML 14Page - National Semiconductor (TI) LM4934 Datasheet HTML 15Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 39 page
background image
System Control
The LM4934 is controlled via either a three wire SPI or a two wire I
2C compatible interface, selectable with the MODE pin. When
MODE is cleared the device is in I
2C mode, when MODE is set the device is in SPI mode. This interface is used to configure the
operating mode, interfaces, data converters, mixers and amplifiers. The LM4934 is controlled by writing 8 bit data into a series
of write-only registers, the device is always a slave for both type of interfaces.
THREE WIRE, SPI INTERFACE (MODE = 1)
Three Wire Mode Write Bus Transaction
20166959
When the part is configured as an SPI device and the enable (ENB) line is lowered the serial data on SDI is clocked in on the
rising edge of the SCK line. The protocol used is 16bit, MSB first. The upper 8 bits (15:8) are used to select an address within
the device, the lower 8 bits (7:0) contain the updated data for this register.
TWO WIRE I
2C COMPATIBLE INTERFACE (MODE = 0)
Two Wire Mode Write Bus Transaction
201669J6
Three Wire Mode Write Bus Timing
20166960
FIGURE 3. Three Wire Mode Write Bus
Two Wire Mode Write Bus Timing
20166962
FIGURE 4. Two Wire Mode Write Bus
www.national.com
11



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com