| 전자부품 데이터시트 검색엔진 |
|
OP467ARC/883C 데이터시트(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
OP467ARC/883C 데이터시트(HTML) 5 Page - Analog Devices |
|
5 / 20 page ![]() OP467 Rev. F | Page 5 of 20 WAFER TEST LIMITS1 @ VS = ±15.0 V, TA = 25°C, unless otherwise noted. Table 3. Parameter Symbol Conditions Limit Unit Offset Voltage VOS ±0.5 mV max Input Bias Current IB VCM = 0 V 600 nA max Input Offset Current IOS VCM = 0 V 100 nA max Input Voltage Range2 ±12 V min/max Common-Mode Rejection Ratio CMRR VCM = ±12 V 80 dB min Power Supply Rejection Ratio PSRR V = ±4.5 V to ±18 V 96 dB min Large Signal Voltage Gain AVO RL = 2 kΩ 83 dB min Output Voltage Range VO RL = 2 kΩ ±13.0 V min Supply Current ISY VO = 0 V, RL = ∞ 10 mA max 1 Electrical tests and wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult sales to negotiate specifications based on dice lot qualifications through sample lot assembly and testing. 2 Guaranteed by CMR test. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |