MS62256H datasheet(7/9 Pages) MOSEL

7 / 9 page

MOSEL-VITELIC

MS62256H

Switching Waveforms (Write Cycle)

WRITE CYCLE 2(1,6)

NOTES:

W must be high during address transitions.

The internal write time of the memory is defined by the overlap E active and W low. Both signals must be active to initiate and

any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second

transition edge of the signal that terminates the write.

TWR is measured from the earlier of E or W going high at the end of write cycle.

During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.

If the E low transition occurs simultaneously with the W low transitions or after the W low transition, outputs remain in a high

impedance state.

G is continuously low (G = VIL).

DOUT is the same phase of write data of this write cycle.

DOUT is the read data of next address.

If E is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must

not be applied to them.

10. Transition is measured ±500mV from steady state with CL = 5pF as shown in Figure 1b on page 4. This parameter is guaran-

teed and not 100% tested.

11. tCW is measured from E going low to the end of write.

MS62256H 데이터시트(PDF) 7 Page - Mosel Vitelic, Corp