LM75 datasheet(5/18 Pages) NSC

5 / 18 page

Logic Electrical Characteristics (Continued)

DIGITAL DC CHARACTERISTICS Unless otherwise noted, these specifications apply for +V

S = +5 Vdc for LM75BIM-5,

LM75BIMM-5, LM75CIM-5, and LM75CIMM-5 and +V

S = +3.3 Vdc for LM75BIM-3, LM75BIMM-3, LM75CIM-3, and

LM75CIMM-3 (Note 6). Boldface limits apply for T

A =TJ =TMIN to TMAX; all other limits TA =TJ = +25˚C, unless otherwise

noted.

Symbol

Parameter

Conditions

Typical

(Note 12)

Limits

(Note 7)

Units

(Limit)

Output Fall Time

L = 400 pF

250

ns (max)

O =3mA

2C DIGITAL SWITCHING CHARACTERISTICS Unless otherwise noted, these specifications apply for +V

S = +5 Vdc for

LM75BIM-5, LM75BIMM-5, LM75CIM-5, and LM75CIMM-5 and +V

S = +3.3 Vdc for LM75BIM-3, LM75BIMM-3, LM75CIM-3,

and LM75CIMM-3. C

L (load capacitance) on output lines = 80 pF unless otherwise specified. Boldface limits apply for TA =

J =TMIN to TMAX; all other limits TA =TJ = +25˚C, unless otherwise noted. The switching characteristics of the LM75 fully

meet or exceed the published specifications of the I

2C bus. The following parameters are the timing relationships between SCL

and SDA signals related to the LM75. They are not the I

2C bus specifications.

Symbol

Parameter

Conditions

Typical

(Note 12)

Limits

(Note 7)

Units

(Limit)

SCL (Clock) Period

2.5

µs (min)

Data in Set-Up Time to SCL High

100

ns (min)

Data Out Stable after SCL Low

ns (min)

SDA Low Set-Up Time to SCL Low (Start Condition)

100

ns (min)

SDA High Hold Time after SCL High (Stop Condition)

100

ns (min)

TIMEOUT

SDA Time Low for Reset of Serial Interface (Note 13)

LM75B

325

ms (min)

ms (max)

LM75C

Not

Applicable

01265804

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating

the device beyond its rated operating conditions.

Note 2: When the input voltage (VI) at any pin exceeds the power supplies (VI < GND or VI > +VS) the current at that pin should be limited to 5 mA. The 20 mA

maximum package input current rating limits the number of pins that can safely exceedthe power supplies with an input current of 5 mA to four.

Note 3: See AN-450 “Surface Mounting Methods and Their Effect on Product Reliability” or the section titled “Surface Mount” found in a current National

Semiconductor Linear Data Book for other methods of soldering surface mount devices.

Note 4: Human body model, 100 pF discharged through a 1.5 k

Ω resistor. Machine model, 200 pF discharged directly into each pin.

Note 5: LM75

θJA (thermal resistance, junction-to-ambient) when attached to a printed circuit board with 2 oz. foil similar to the one shown in Figure 3 is summarized

in the table below:

Device Number

NS Package

Number

Thermal

Resistance (

JA)

LM75BIM-3, LM75BIM-5, LM75CIM-3, LM75CIM-5

M08A

200˚C/W

LM75BIMM-3, LM75BIMM-5, LM75CIMM-3, LM75CIMM-5

MUA08A

250˚C/W

Note 6: All part numbers of the LM75 will operate properly over the +VS supply voltage range of 3V to 5.5V. The devices are tested and specified for rated accuracy

at their nominal supply voltage. Accuracy will typically degrade 1˚C/V of variation in +VS as it varies from the nominal value.

Note 7: Limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).

LM75 데이터시트(PDF) 5 Page - National Semiconductor (TI)

LM75 데이터시트(HTML) 5 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

데이터시트 다운로드

링크 URL