| 전자부품 데이터시트 검색엔진 |
|
CLC001 데이터시트(PDF) 8 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CLC001 데이터시트(HTML) 8 Page - National Semiconductor (TI) |
|
8 / 11 page ![]() Device Operation (Continued) Figure 7 shows an AC-coupled, twisted pair cable applica- tion. It implements a center tap capacitance termination used in conjunction with two 50 Ω resistors to filter common mode noise. R BB set at 5k Ω provides 1.25V of DC bias to each input. PECL or LVPECL drivers may be interfaced to the CLC001 as shown in Figure 8. The voltage divider network will reduce the PECL output to the proper levels. For LVPECL, the 100 Ω series resistors should be removed, since the common mode range inputs of the CLC001 are wide enough to accept LVPECL levels directly. No external DC biasing is required for PECL/LVPECL connections. 10132907 FIGURE 7. Twisted Pair Cable, AC-coupled 10132908 FIGURE 8. PECL, DC-coupled www.national.com 8 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |