| 전자부품 데이터시트 검색엔진 |
|
L7250 데이터시트(PDF) 15 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L7250 데이터시트(HTML) 15 Page - STMicroelectronics |
|
15 / 46 page ![]() 15/46 L7250 1.4 Inverted clock serial port timing Table Symbol Parameter Min Max Unit Tcc Serial clock period 30 ns Tch Serial clock high time 13 ns Tcl Serial clock low time 13 ns Tcds Serial data setup time to clock falling edge (write mode) 5 ns Tcdh Serial clock falling edge to serial data hold time (write mode) 4 ns Tedh Serial clock falling edge to serial data hold time (read mode) 5 ns Tvld Serial clock rising edge to SDATA stable time (read mode) Cload=5pF (see Note2) Cload=50pF (see Note2) 11 15 ns ns Tel Serial Enable low time 490 ns Teh Serial Enable high time 30 ns Tefcr Serial Enable falling edge to serial clock rising edge 17 ns Tcrer Serial clock rising edge to Serial enable rising edge 17 ns Tdly SDATA turn around delay time 0 ns Note 1: All specifications with respect to 50% of signal switching thresholds Note 2: In reading mode the clock frequency is limited by this parameter; in fact the min ‘serial clock high time’ is defined by (Tvld+Tasu) where Tasu = min ASIC setup time |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |