전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

LAN8804D/ZMX 데이터시트(PDF) 20 Page - Microchip Technology

부품명 LAN8804D/ZMX
상세설명  4-Port Gigabit Ethernet Transceiver with QSGMII Support
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN8804D/ZMX 데이터시트(HTML) 20 Page - Microchip Technology

Back Button LAN8804D/ZMX Datasheet HTML 16Page - Microchip Technology LAN8804D/ZMX Datasheet HTML 17Page - Microchip Technology LAN8804D/ZMX Datasheet HTML 18Page - Microchip Technology LAN8804D/ZMX Datasheet HTML 19Page - Microchip Technology LAN8804D/ZMX Datasheet HTML 20Page - Microchip Technology LAN8804D/ZMX Datasheet HTML 21Page - Microchip Technology LAN8804D/ZMX Datasheet HTML 22Page - Microchip Technology LAN8804D/ZMX Datasheet HTML 23Page - Microchip Technology LAN8804D/ZMX Datasheet HTML 24Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 89 page
background image
LAN8804D
DS00003591K-page 20
© 2026 Microchip Technology Inc. and its subsidiaries
PHY Broadcast
Mode
Configuration
Strap
ALLPHYAD
VIS
Configures the default support for PHY Broadcast access
using PHY Address 0. The ALLPHYAD configuration strap is
sampled and latched at power-up/reset and are defined as fol-
lows:
0: Enable PHY Broadcast accesses by default
1: Disable PHY Broadcast accesses by default
Refer to Section 3.3.3, "All PHYs Address (ALLPHYAD)" for
additional information.
LED Mode
Configuration
Strap
LED_MODE
VIS
Configures the device’s LED behavior as Individual or Tri-
Color. All 8 LEDs are configured with identical behavior. The
LED_MODE configuration strap is sampled and latched at
power-up/reset and is defined as follows:
0: Tri-color-LED mode
1: Individual-LED mode
Refer to Section 3.3.4, "LED Mode Select (LED_MODE)" for
additional information.
TABLE 3-8:
POWER AND GROUND PINS
Name
Symbol
Buffer
Type
Description
+2.5/3.3V
Analog I/O Power
Supply
VDDAH
VDDAH_P[3:0]
VDDAH_SERDES
VDDAH_PLL_PTP
VDDAH_ABPVT
P
+2.5/3.3V analog I/O power supply
+2.5/3.3V
Analog Power
Supply
VDD33REF
P
+2.5/3.3V analog power supply
+1.21V Analog
Power Supply
VDDAL_ADC_A_P[3:0]
VDDAL_ADC_B_P[3:0]
VDDAL_ADC_C_P[3:0]
VDDAL_ADC_D_P[3:0]
VDDAL_PLL
VDDAL_SERDES
VDDTXL_SERDES
VDDAL_CK125
P
+1.21V analog power supply
+3.3/2.5/1.8V
Variable I/O
Power Supply
Input
VDDIO
VDDIO_1
P
+3.3/2.5/1.8V variable I/O digital power supply input
+1.21V Digital
Core Power
Supply Input
VDDCORE
P
+1.21V digital core power supply input
Paddle Ground
P_VSS
GND
Common ground. This exposed paddle must be con-
nected to the ground plane with a via array.
Ground
VSS_CK125
GND
Ground
TABLE 3-7:
CONFIGURATION STRAP INPUT PINS (CONTINUED)
Name
Symbol
Buffer
Type
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com