9/17

L9904

Figure 1. Timing of the ISO-interface

Figure 2. Timing of the drivers for the external MOS regarding the inputs DIR and PWM

t

TX

V

0.3

• V VCC

0.7

0.3

• V VCC

t

V

K

t

t KL

t KH

t Kr

t Kf

I K > I KSC

80 %

20 %

0.55

0.45

V

RX

t RXL

t RXH

0.3

0.7

ON

OFF

open d r ain

tr ansis tor at

K- pin

t SH

50%

t

t

t

80%

20%

t

GHXLH

t

GHXr

t

GHXf

t

GHXHL

PWM

or

DIR

GHX

GLX

t

GLXHL

t

GLXf

t

GLXLH

t

GLXr

80%

20%