| 전자부품 데이터시트 검색엔진 |
|
WM8941 데이터시트(PDF) 70 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8941 데이터시트(HTML) 70 Page - Wolfson Microelectronics plc |
|
70 / 96 page ![]() WM8941 Pre Production w PP, Rev 3.3, December 2007 70 3-WIRE SERIAL CONTROL MODE In 3-wire mode, every rising edge of SCLK clocks in one data bit from the SDIN pin. A rising edge on CSB/GPIO latches in a complete control word consisting of the last 16 bits. Figure 42 3-Wire Serial Control Interface READBACK IN 3-WIRE MODE The following two timing diagrams are also supported. Figure 43 Alternative 3-Wire Serial Control Timing Figure 44 Alternative 3-Wire Serial Control Timing A limited number of Readback addresses are provided to enable ALC operation to be monitored and to establish the identity and revision of the device. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R0 Software Reset 15:0 CHIP_ID Readback the CHIP ID R1 Power Management 1 2:0 DEVICE_REVI SON Readback the DEVICE_REVISON Table 57 Readback Registers |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |