 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
7005S/L 데이터시트(PDF) 12 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7005S/L 데이터시트(HTML) 12 Page - Renesas Technology Corp |
|
|
12 / 22 page  6.42 7005S/L High-Speed 8K x 8 Dual-Port Static RAM Military, Industrial and Commercial Temperature Ranges 12 Feb.14.20 NOTES: 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY". 2. To ensure that the earlier of the two ports wins. 3. tBDD is a calculated parameter and is the greater of 0, tWDD – tWP (actual) or tDDD – tDW (actual). 4. To ensure that the write cycle is inhibited on port "B" during contention with port "A". 5. To ensure that a write cycle is completed on port "B" after contention on port "A". 6. 'X' in part number indicates power rating (S or L). AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range(6) 7005X15 Com'l Only 7005X17 Com'l Only 7005X20 Com'l, Ind & Military 7005X25 Com'l & Military Symbol Parameter Min.Max. Min.Max. Min.Max.Min. Max. Unit BUSY TIMING (M/S=VIH) tBAA BUSY Access Time from Address Match ____ 15 ____ 17 ____ 20 ____ 20 ns tBDA BUSY Disable Time from Address Not Matched ____ 15 ____ 17 ____ 20 ____ 20 ns tBAC BUSY Access Time from Chip Enable Low ____ 15 ____ 17 ____ 20 ____ 20 ns tBDC BUSY Access Time from Chip Enable High ____ 15 ____ 17 ____ 17 ____ 17 ns tAPS Arbitration Priority Set-up Time(2) 5 ____ 5 ____ 5 ____ 5 ____ ns tBDD BUSY Disable to Valid Data(3) ____ 18 ____ 18 ____ 30 ____ 30 ns tWH Write Hold After BUSY(5) 12 ____ 13 ____ 15 ____ 17 ____ ns BUSY TIMING (M/S=VIL) tWB BUSY Input to Write(4) 0 ____ 0 ____ 0 ____ 0 ____ ns tWH Write Hold After BUSY(5) 12 ____ 13 ____ 15 ____ 17 ____ ns PORT-TO-PORT DELAY TIMING tWDD Write Pulse to Data Delay(1) ____ 30 ____ 30 ____ 45 ____ 50 ns tDDD Write Data Valid to Read Data Delay(1) ____ 25 ____ 25 ____ 35 ____ 35 ns 2738 tbl 15a 7005X35 Com'l, Ind & Military 7005X55 Com'l, Ind & Military 7005X70 Military Only Symbol Parameter Min.Max. Min.Max.Min. Max. Unit BUSY TIMING (M/S=VIH) tBAA BUSY Access Time from Address Match ____ 20 ____ 45 ____ 45 ns tBDA BUSY Disable Time from Address Not Matched ____ 20 ____ 40 ____ 40 ns tBAC BUSY Access Time from Chip Enable Low ____ 20 ____ 40 ____ 40 ns tBDC BUSY Access Time from Chip Enable High ____ 20 ____ 35 ____ 35 ns tAPS Arbitration Priority Set-up Time(2) 5 ____ 5 ____ 5 ____ ns tBDD BUSY Disable to Valid Date(3) ____ 35 ____ 40 ____ 45 ns tWH Write Hold After BUSY(5) 25 ____ 25 ____ 25 ____ ns BUSY TIMING (M/S=VIL) tWB BUSY Input to Write(4) 0 ____ 0 ____ 0 ____ ns tWH Write Hold After BUSY(5) 25 ____ 25 ____ 25 ____ ns PORT-TO-PORT DELAY TIMING tWDD Write Pulse to Data Delay(1) ____ 60 ____ 80 ____ 95 ns tDDD Write Data Valid to Read Data Delay(1) ____ 45 ____ 65 ____ 80 ns 2738 tbl 15b |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
