전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LNBK15 데이터시트(PDF) 3 Page - STMicroelectronics

부품명 LNBK15
상세설명  LNB SUPPLY AND CONTROL VOLTAGE REGULATOR (PARALLEL INTERFACE)
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

LNBK15 데이터시트(HTML) 3 Page - STMicroelectronics

  LNBK15 Datasheet HTML 1Page - STMicroelectronics LNBK15 Datasheet HTML 2Page - STMicroelectronics LNBK15 Datasheet HTML 3Page - STMicroelectronics LNBK15 Datasheet HTML 4Page - STMicroelectronics LNBK15 Datasheet HTML 5Page - STMicroelectronics LNBK15 Datasheet HTML 6Page - STMicroelectronics LNBK15 Datasheet HTML 7Page - STMicroelectronics LNBK15 Datasheet HTML 8Page - STMicroelectronics LNBK15 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 18 page
background image
TABLE A: PIN CONFIGURATIONS
SYMBOL
NAME
FUNCTION
PIN NUMBER vs SALES TYPE (LNBK)
20CR 20PD 10SP 11SP 12SP 13SP 14SP 15SP 16SP
VCC1
Supply Input 1
15V to 27V supply. It is
automatically selected
when VOUT =13 or 14V
12
11
11
11
1
VCC2
Supply Input 2
22V to 27V supply. It is
automatically selected
when VOUT =18 or 19V
23
22
22
22
2
LNBA
Out put Port
See truth tables for voltage
and port selection. In
stand-by mode this port is
powered by the MI pin via
the internal Bypass Switch
34
33
33
33
3
VSEL
Output Voltage
Selection: 13 or
18V (typ)
Logic control input: See
truth table
45
44
44
44
4
EN
Port Enable
Logic control input: See
truth table
56
55
55
55
5
OSEL
Port Selection
Logic control input: See
truth table
7
7
9
NANA
NANA
NANA
GND
G round
Circuit Ground. It is
internally connected to the
die frame
81
10
11
20
66
66
66
6
ENT
22 KHz Tone
Enable
Logic control input: See
truth table
9
13
7
77
77
77
CEXT
External Capacitor
Timing capacitor used by
the Dynamic Overload
Protection. Typical
application is 4.7
µFfor a
1200 ms cycle
10
14
88
88
88
8
EXTM
External
Modulation
External Modulation Input.
Needs DC decoupling to
the AC source. If not used,
can be left open.
11
15
NA
NA
NA
9
NA
9
9
LLC
Line Length
Compens (+1V t yp)
Logic control input: See
truth table
12
16
NA
NA
9
NA
9
NA
10
OLF
Over Load F lag
Logic output (open
Collector). Normally in
HIGH IMPEDANCE, goes
LOW when current or
thermal overload occurs.
13
17
NA
9
NA
NA
10
10
NA
MI
Master Input
In stand-by mode, the
voltage on MI is routed to
LNBA pin. Can be left
open if bypass function is
not needed
14
18
NA
10
10
10
NA
NA
NA
LNBB
Out put Port
See truth tables for voltage
and port selection.
15
19
10
NA
NA
NA
NA
NA
NA
NOTE: The limited pin availability of the PowerSO-10 package leads to drop some functions.
LNBK10 SERIES - LNBK20
3/18



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com