전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M45PE40-VMP6TP 데이터시트(PDF) 30 Page - Numonyx B.V

부품명 M45PE40-VMP6TP
상세설명  4 Mbit, low voltage, Page-Erasable Serial Flash memory with byte-alterability and a 50 MHz SPI bus interface
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NUMONYX [Numonyx B.V]
홈페이지  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

M45PE40-VMP6TP 데이터시트(HTML) 30 Page - Numonyx B.V

Back Button M45PE40-VMP6TP Datasheet HTML 26Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 27Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 28Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 29Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 30Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 31Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 32Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 33Page - Numonyx B.V M45PE40-VMP6TP Datasheet HTML 34Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 46 page
background image
Instructions
M45PE40
30/46
6.12
Release from Deep Power-down (RDP)
Once the device has entered the Deep Power-down mode, all instructions are ignored
except the Release from Deep Power-down (RDP) instruction. Executing this instruction
takes the device out of the Deep Power-down mode.
The Release from Deep Power-down (RDP) instruction is entered by driving Chip Select (S)
Low, followed by the instruction code on Serial Data Input (D). Chip Select (S) must be
driven Low for the entire duration of the sequence.
The instruction sequence is shown in Figure 17.
The Release from Deep Power-down (RDP) instruction is terminated by driving Chip Select
(S) High. Sending additional clock cycles on Serial Clock (C), while Chip Select (S) is driven
Low, cause the instruction to be rejected, and not executed.
After Chip Select (S) has been driven High, followed by a delay, tRDP, the device is put in the
Standby Power mode. Chip Select (S) must remain High at least until this period is over. The
device waits to be selected, so that it can receive, decode and execute instructions.
Any Release from Deep Power-down (RDP) instruction, while an Erase, Program or Write
cycle is in progress, is rejected without having any effects on the cycle that is in progress.
Figure 17.
Release from Deep Power-down (RDP) instruction sequence
C
D
AI06807
S
2
1
34567
0
tRDP
Standby Mode
Deep Power-down Mode
Q
High Impedance
Instruction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com