| 전자부품 데이터시트 검색엔진 |
|
NJM78LR05CL 데이터시트(PDF) 5 Page - Nisshinbo Micro Devices Inc. |
|
|
|||||||||||||||||||||||||||||
NJM78LR05CL 데이터시트(HTML) 5 Page - Nisshinbo Micro Devices Inc. |
|
5 / 8 page ![]() NJM78LR05 - 5 - Ver.2025-02-18 NJM78LR05BD/CD/BL/CL is the NRND product. ■ TIMING CHART ○ 1 When the input voltage is up to about 0.8V, some voltage is outputted at the reset output because the NJM78LR05 operation is unstable. ○ 2 When the input voltage goes over about 0.8V, the reset output becomes “L”. ○ 3 The output voltage is rising up with the input voltage. ○ 4 When the output voltage goes over (VRT+VRTH), the delay circuit of reset output activates. VRT : Reset Threshold Voltage VRTH : Reset Threshold Hysterisis Voltage ○ 5 After the reset output delay time td has passed, the reset output becomes “H”. ○ 6 The output voltage is falling down with the input voltage. ○ 7 When the output voltage is less than VRT, the reset output becomes “L”. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |