전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32F101X4 데이터시트(PDF) 49 Page - STMicroelectronics

부품명 STM32F101X4
상세설명  Low-density access line, ARM®-based 32 bit MCU with 16 or 32 KB Flash, 5 timers, ADC and 4 communication interfaces
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F101X4 데이터시트(HTML) 49 Page - STMicroelectronics

Back Button STM32F101X4 Datasheet HTML 45Page - STMicroelectronics STM32F101X4 Datasheet HTML 46Page - STMicroelectronics STM32F101X4 Datasheet HTML 47Page - STMicroelectronics STM32F101X4 Datasheet HTML 48Page - STMicroelectronics STM32F101X4 Datasheet HTML 49Page - STMicroelectronics STM32F101X4 Datasheet HTML 50Page - STMicroelectronics STM32F101X4 Datasheet HTML 51Page - STMicroelectronics STM32F101X4 Datasheet HTML 52Page - STMicroelectronics STM32F101X4 Datasheet HTML 53Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 87 page
background image
DocID15058 Rev 6
49/87
STM32F101x4, STM32F101x6
Electrical characteristics
86
5.3.9
Memory characteristics
Flash memory
The characteristics are given at TA = –40 to 85 °C unless otherwise specified.
5.3.10
EMC characteristics
Susceptibility tests are performed on a sample basis during device characterization.
Functional EMS (Electromagnetic susceptibility)
While a simple application is executed on the device (toggling 2 LEDs through I/O ports).
the device is stressed by two electromagnetic events until a failure occurs. The failure is
indicated by the LEDs:
•
Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until
a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
•
FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and
VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is
compliant with the IEC 61000-4-4 standard.
A device reset allows normal operations to be resumed.
tLOCK
PLL lock time
-
-
200
µs
Jitter
Cycle-to-cycle jitter
-
-
300
ps
1. Based on device characterization, not tested in production.
2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with
the range defined by fPLL_OUT.
Table 26. PLL characteristics (continued)
Symbol
Parameter
Value
Unit
Min(1)
Typ
Max(1)
Table 27. Flash memory characteristics
Symbol
Parameter
Conditions
Min(1)
1. Guaranteed by design, not tested in production.
Typ
Max(1)
Unit
tprog
16-bit programming time
TA = –40 to +85 °C
40
52.5
70
µs
tERASE
Page (1 KB) erase time
TA = –40 to +85 °C
20
-
40
ms
tME
Mass erase time
TA = –40 to +85 °C
20
-
40
ms
IDD
Supply current
Read mode
fHCLK = 36 MHz with 1 wait
state, VDD = 3.3 V
--
20
mA
Write / Erase modes
fHCLK = 36 MHz, VDD = 3.3 V
--
5
mA
Power-down mode / Halt,
VDD = 3.0 to 3.6 V
-
-
50
µA
Vprog
Programming voltage
-
2
-
3.6
V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com