전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PDSP1601 데이터시트(PDF) 2 Page - Mitel Networks Corporation

부품명 PDSP1601
상세설명  Complex Accumulator
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MITEL [Mitel Networks Corporation]
홈페이지  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

PDSP1601 데이터시트(HTML) 2 Page - Mitel Networks Corporation

  PDSP1601 Datasheet HTML 1Page - Mitel Networks Corporation PDSP1601 Datasheet HTML 2Page - Mitel Networks Corporation PDSP1601 Datasheet HTML 3Page - Mitel Networks Corporation PDSP1601 Datasheet HTML 4Page - Mitel Networks Corporation PDSP1601 Datasheet HTML 5Page - Mitel Networks Corporation PDSP1601 Datasheet HTML 6Page - Mitel Networks Corporation PDSP1601 Datasheet HTML 7Page - Mitel Networks Corporation PDSP1601 Datasheet HTML 8Page - Mitel Networks Corporation  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
PDSP16318/16318A
2
Fig. 3 Block diagram
FUNCTIONAL DESCRIPTION
The PDSP16318 is a Dual 20-bit Adder/Subtractor
configured to support Complex Arithmetic. The device may be
used with each of the adders allocated to real or imaginary
data (e.g. Complex Conjugation), the entire device allocated
to Real or Imaginary Data (e.g. Radix 2 Butterflys) or each of
the adders configured as accumulators and allocated to real
or imaginary data (Complex Filters). Each of these modes
ensures that a full 20MHz throughput is maintained through
both adders, the first and last mode illustrating true Complex
operation, where both real and imaginary data is handled by
the single device.
Both
Adder/Subtractors
may
be
controlled
independently via the ASR and ASI inputs. These controls
permit A + B, A - B, B - A or pass A operations, where the A
input to the Adder is derived from the input multiplexer. The
CLR control line allows the clearing of both accumulator
registers. The two multiplexers may be controlled via the MS
inputs, to select either new input data, or fed-back data from
the accumulator registers. The PDSP16318 contains an 8-
cycle deskew register selected via the DEL control. This
deskew register is used in FFT applications to ensure correct
phasing of data that has not passed through the PDSP16112
Complex Multiplier.
The 16-bit outputs from the PDSP16318 are derived from
the 20-bit result generated by the Adders. The three bit S2:0
input selects eight different shifted output formats ranging
from the most significant 16 bits of the 20-bit data, to the least
significant 13 bits of the 20-bit data. In this mode the 14th, 15th
and 16th bits of the output are set to zero. The shift selected
is applied to both adder outputs, and determines the function
of the OVR flag. The OVR flag becomes active when either of
the two adders produces a result that has more significant
digits than the MSB of the 16-bit output from the device. In this
manner all cases when invalid data appears on the output are
flagged.



Html Pages

1 2 3 4 5 6 7 8


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com