www.ti.com

SDOUT1

SPDOUT/SDOUT2

LRCLKO, SCLKO,

MCLKO

VALID

PWM1L(I+D),R(I+D)

SPDIN

PWM2L(I+D),R(I+D)

PWM3L(I+D),R(I+D)

LINEOUT1(L+R)

SPDIF

RESET

DPLL

Auto-

Detect

%2

I C

2

POWER

APLL

OSC

MCLK

XTAL

10 STEREO

ANALOG IN

SDIN1–3,

LRCLKI,

SCLKI

REFERENCE

Output Serial

Audio Port

DIGCLK

PWMCLK,

ADCCLK

Interpolation

PWM

1–3

1024 W

DATA RAM

1024 W

COEF RAM

360 MS

DELAY RAM

Decimation

FW

Digital

Audio Processor

Input Serial

Audio Port

1–3

Sync

Decimation

8051 Device

Micro-Controller

Stereo

ADC

TAS3308

DIGITAL AUDIO PROCESSOR

WITH ANALOG INTERFACE

SLES215A – FEBRUARY 2008 – REVISED MARCH 2008

The TAS3308 comprises nine functional blocks.

• Analog input/MUX/stereo ADC

• Three stereo PWM output for speaker/headphone/stereo

• Line driver outputs

• Clock, digital PLL, analog PLL, serial data interface, and auto-detect system

• Serial control interface/device control

• Audio DSP – digital audio processing

• 8051 device controller

• Power supply

• Internal references

BLOCK DIAGRAM

Copyright © 2008, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Link(s): TAS3308