| 전자부품 데이터시트 검색엔진 |
|
ST7FOXK2 데이터시트(PDF) 176 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7FOXK2 데이터시트(HTML) 176 Page - STMicroelectronics |
|
176 / 226 page ![]() On-chip peripherals ST7FOXF1, ST7FOXK1, ST7FOXK2 176/226 10.7.6 Register description Control/status register (ADCCSR) Reset value: 0000 0000 (00h) Bit 7 = EOC End of Conversion bit This bit is set by hardware. It is cleared by hardware when software reads the ADCDRH register or writes to any bit of the ADCCSR register. 0: Conversion is not complete 1: Conversion complete Bit 6 = SPEED ADC clock selection bit This bit is set and cleared by software. It is used together with the SLOW bit to configure the ADC clock speed. Refer to the table in the SLOW bit description (ADCDRL register). Bit 5 = ADON A/D Converter on bit This bit is set and cleared by software. 0: A/D converter is switched off 1: A/D converter is switched on Bit 4 = Reserved, must be kept cleared. Bits 3:0 = CH[3:0] Channel Selection These bits select the analog input to convert. They are set and cleared by software. 7 0 EOC SPEED ADON 0 CH3 CH2 CH1 CH0 Read only Read/write Table 55. Channel selection using CH[3:0] Channel Pin(1) 1. The number of channels is device dependent. Refer to the device pinout description. CH3 CH2 CH1 CH0 AIN0 0 0 0 0 AIN1 0 0 0 1 AIN2 0 0 1 0 AIN3 0 0 1 1 AIN4 0 1 0 0 AIN5 0 1 0 1 AIN6 0 1 1 0 AIN7 0 1 1 1 AIN8 1 0 0 0 AIN9 1 0 0 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |