전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M35080-MN6T 데이터시트(PDF) 6 Page - STMicroelectronics

부품명 M35080-MN6T
상세설명  8 Kbit Serial SPI Bus EEPROM With Incremental Registers
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M35080-MN6T 데이터시트(HTML) 6 Page - STMicroelectronics

Back Button M35080-MN6T Datasheet HTML 2Page - STMicroelectronics M35080-MN6T Datasheet HTML 3Page - STMicroelectronics M35080-MN6T Datasheet HTML 4Page - STMicroelectronics M35080-MN6T Datasheet HTML 5Page - STMicroelectronics M35080-MN6T Datasheet HTML 6Page - STMicroelectronics M35080-MN6T Datasheet HTML 7Page - STMicroelectronics M35080-MN6T Datasheet HTML 8Page - STMicroelectronics M35080-MN6T Datasheet HTML 9Page - STMicroelectronics M35080-MN6T Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
M35080
6/18
(SRWD, BP0, BP1) become frozen at a constant
value. The updated value of these bits becomes
available when a new RDSR instruction is execut-
ed, after completion of the write cycle. On the oth-
er hand, the two read-only bits (WEL, WIP) are
dynamically updated during internal write cycles.
Using this facility, it is possible to poll the WIP bit
to detect the end of the internal write cycle.
The Comparator bit (INC) indicates if the new val-
ue written in the 16 first word is lower ‘1’ or higher
‘0’ than the previous stored value.
The UV bit indicates if the memory chip has been
erased.
Write Status Register (WRSR)
The format of the WRSR instruction is shown in
Figure 7. After the instruction and the eight bits of
the status register have been latched-in, the inter-
nal Write cycle is triggered by the rising edge of
the S line. This must occur after the falling edge of
the 16th clock pulse, and before the rising edge of
the 17th clock (as indicated in Figure 7), otherwise
the internal write sequence is not performed.
The WRSR instruction is used for the following:
s
to select the size of memory area that is to be
write-protected
s
to select between SPM (Software Protected
Mode) and HPM (Hardware Protected Mode).
The size of the write-protection area applies equal-
ly in SPM and HPM. The BP1 and BP0 bits of the
status register have the appropriate value (see Ta-
ble 7) written into them after the contents of the
protected area of the EEPROM have been written.
The initial delivery state of the BP1 and BP0 bits is
00, indicating a write-protection size of 0.
Figure 7. WRSR: Write Status Register Sequence
C
D
AI01797
S
Q
2
1
3456789 10 11 12 13 14 15
HIGH IMPEDANCE
INSTRUCTION
STATUS REG.
0
765432
0
1
MSB
Figure 6. RDSR: Read Status Register Sequence
C
D
S
2
1
3456789 10 11 12 13 14 15
INSTRUCTION
0
AI02031
Q
7
6543210
STATUS REG. OUT
HIGH IMPEDANCE
MSB
7
6543210
STATUS REG. OUT
MSB
MSB
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com