전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M35080-MN3T 데이터시트(PDF) 9 Page - STMicroelectronics

부품명 M35080-MN3T
상세설명  8 Kbit Serial SPI Bus EEPROM With Incremental Registers
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M35080-MN3T 데이터시트(HTML) 9 Page - STMicroelectronics

Back Button M35080-MN3T Datasheet HTML 5Page - STMicroelectronics M35080-MN3T Datasheet HTML 6Page - STMicroelectronics M35080-MN3T Datasheet HTML 7Page - STMicroelectronics M35080-MN3T Datasheet HTML 8Page - STMicroelectronics M35080-MN3T Datasheet HTML 9Page - STMicroelectronics M35080-MN3T Datasheet HTML 10Page - STMicroelectronics M35080-MN3T Datasheet HTML 11Page - STMicroelectronics M35080-MN3T Datasheet HTML 12Page - STMicroelectronics M35080-MN3T Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 18 page
background image
9/18
M35080
WIP bits. WIP is high during the self-timed write
cycle. When the cycle is completed, the write en-
able latch is reset.
Page Write Operation
A maximum of 32 bytes of data can be written dur-
ing one Write time, tW, provided that they are all to
the same page (see Figure 11). The Page Write
operation is the same as the Byte Write operation,
except that instead of deselecting the device after
the first byte of data, up to 31 additional bytes can
be shifted in (and the device is deselected after the
last byte).
Any address of the memory can be chosen as the
first address to be written. If the address counter
reaches the end of the page (an address of the
form xxxx xxxx xxx1 1111) and the clock contin-
ues, the counter rolls over to the first address of
the same page (xxxx xxxx xxx0 0000) and over-
writes any previously written data.
As before, the Write cycle only starts if the S tran-
sition occurs just after the eighth bit of the last data
byte has been received, as shown in Figure 12.
DATA PROTECTION AND PROTOCOL SAFETY
To protect the data in the memory from inadvertent
corruption, the memory device only responds to
correctly formulated commands. The main securi-
ty measures can be summarized as follows:
– The WEL bit is reset at power-up.
–S must rise after the eighth clock count (or mul-
tiple thereof) in order to start a non-volatile write
cycle (in the memory array or in the status reg-
ister).
– Accesses to the memory array are ignored dur-
ing the non-volatile programming cycle, and the
programming cycle continues unaffected.
– After execution of a WREN, WRDI, or RDSR in-
struction, the device enters a wait state, and
waits to be deselected.
– Invalid S transitions are ignored.
Figure 10. Write Data to Incremental Registers (WRINC)
Note: 1. The most significant address bits, A15-A10, are treated as Don’t Care.
C
D
AI02146B
S
34
33
35 36 37 38 39
32
C
D
S
15
2
1
3456789 10
20 21 22 23 24 25 26 27
14 13
3210
28 29 30
INSTRUCTION
16 BIT ADDRESS
0
765432
0
1
DATA BYTE 1
31
765432
0
1
DATA BYTE 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com