전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TMS320VC549 데이터시트(PDF) 53 Page - Texas Instruments

부품명 TMS320VC549
상세설명  FIXED-POINT DIGITAL SIGNAL PROCESSOR
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC549 데이터시트(HTML) 53 Page - Texas Instruments

Back Button TMS320VC549 Datasheet HTML 49Page - Texas Instruments TMS320VC549 Datasheet HTML 50Page - Texas Instruments TMS320VC549 Datasheet HTML 51Page - Texas Instruments TMS320VC549 Datasheet HTML 52Page - Texas Instruments TMS320VC549 Datasheet HTML 53Page - Texas Instruments TMS320VC549 Datasheet HTML 54Page - Texas Instruments TMS320VC549 Datasheet HTML 55Page - Texas Instruments TMS320VC549 Datasheet HTML 56Page - Texas Instruments TMS320VC549 Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 64 page
background image
TMS320VC549
FIXEDPOINT DIGITAL SIGNAL PROCESSOR
SPRS078G − SEPTEMBER 1998 − REVISED OCTOBER 2004
53
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251−1443
host port interface timing
switching
characteristics
over
recommended
operating
conditions
[H
=
0.5tc(CO)]
(see Notes 5 and 6) (see Figure 29 through Figure 32)
PARAMETER
549-80
549-100
549-120
UNIT
MIN
MAX
td(DSL-HDV)
Delay time, DS low to HD driven
5
12
ns
Case 1: Shared-access mode if
tw(DSH) < 7H
7H+20−tw(DSH)
td(HEL-HDV1)
Delay time, HDS falling to HD valid for first byte
†‡
Case 2: Shared-access mode if
tw(DSH) > 7H
20
ns
td(HEL-HDV1)
Delay time, HDS falling to HD valid for first byte
of a non-subsequent read:
→ max 20 ns†‡
Case 3: Host-only mode if
tw(DSH) < 20 ns
40−tw(DSH)
ns
Case 4: Host-only mode if
tw(DSH) > 20 ns
20
td(DSL-HDV2)
Delay time, DS low to HD valid, second byte
5‡
20
ns
td(DSH-HYH)
Delay time, DS high to HRDY high
10H+10
ns
tsu(HDV-HYH)
Setup time, HD valid before HRDY rising edge
3H−10
ns
th(DSH-HDV)R
Hold time, HD valid after DS rising edge, read
0
12
ns
td(COH-HYH)
Delay time, CLKOUT rising edge to HRDY high
10
ns
td(DSH-HYL)
Delay time, HDS or HCS high to HRDY low
12
ns
td(COH-HTX)
Delay time, CLKOUT rising edge to HINT change
15
ns
† Host-only mode timings apply for read accesses to HPIC or HPIA, write accesses to BOB, and resetting DSPINT or HINT to 0 in shared-access
mode. HRDY does not go low for these accesses.
‡ Shared-access mode timings will be met automatically if HRDY is used.
NOTES:
5. SAM = shared-access mode, HOM = host-only mode
HAD stands for HCNTRL0, HCNTRL1, and HR / W.
HDS refers to either HDS1 or HDS2.
DS refers to the logical OR of HCS and HDS.
6. On host read accesses to the HPI, the setup time of HD before DS rising edge depends on the host waveforms and cannot be
specified here.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com