| 전자부품 데이터시트 검색엔진 |
|
M41T256YMT7TR 데이터시트(PDF) 11 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M41T256YMT7TR 데이터시트(HTML) 11 Page - STMicroelectronics |
|
11 / 27 page ![]() 11/27 M41T256Y WRITE Mode In this mode the master transmitter transmits to the M41T256Y slave receiver. Bus protocol is shown in Figure 13., page 11. Following the START condition and slave address, a logic '0' (R/ W=0) is placed on the bus and indicates to the ad- dressed device that byte addresses A(0) and A(1) will follow and is to be written to the on-chip ad- dress pointer (MSB of address byte A(0) is a “Don’t care”). The data byte to be written to the memory is strobed in next and the internal address pointer is incremented to the next memory location within the RAM on the reception of an acknowledge bit. The M41T256Y slave receiver will send an ac- knowledge bit to the master transmitter after it has received the slave address (see Figure 10., page 9) and again after it has received each address byte. Figure 13. WRITE Mode Sequence AI04761 BUS ACTIVITY: S P SDA LINE BUS ACTIVITY: MASTER DATA n DATA n+X BYTE ADDRESS (0) SLAVE ADDRESS BYTE ADDRESS (1) |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |