전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

M50LPW040N5T 데이터시트(PDF) 2 Page - STMicroelectronics

부품명 M50LPW040N5T
상세설명  4 Mbit 512Kb x8, Uniform Block 3V Supply Low Pin Count Flash Memory
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M50LPW040N5T 데이터시트(HTML) 2 Page - STMicroelectronics

  M50LPW040N5T Datasheet HTML 1Page - STMicroelectronics M50LPW040N5T Datasheet HTML 2Page - STMicroelectronics M50LPW040N5T Datasheet HTML 3Page - STMicroelectronics M50LPW040N5T Datasheet HTML 4Page - STMicroelectronics M50LPW040N5T Datasheet HTML 5Page - STMicroelectronics M50LPW040N5T Datasheet HTML 6Page - STMicroelectronics M50LPW040N5T Datasheet HTML 7Page - STMicroelectronics M50LPW040N5T Datasheet HTML 8Page - STMicroelectronics M50LPW040N5T Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 36 page
background image
M50LPW040
2/36
Figure 2. Logic Diagram (A/A Mux Interface)
AI05436
11
RC
DQ0-DQ7
VCC
M50LPW040
IC
VSS
8
G
W
RB
RP
A0-A10
VPP
DESCRIPTION
The M50LPW040 is a 4 Mbit (512Kb x8) non-
volatile memory that can be read, erased and
reprogrammed.
These
operations
can
be
performed using a single low voltage (3.0 to 3.6V)
supply. For fast programming and fast erasing in
production lines an optional 12V power supply can
be used to reduce the programming and the
erasing times.
The memory is divided into blocks that can be
erased independently so it is possible to preserve
valid data while old data is erased. Blocks can be
protected
individually
to
prevent
accidental
Program or Erase commands from modifying the
memory. Program and Erase commands are
written to the Command Interface of the memory.
An on-chip Program/Erase Controller simplifies
the process of programming or erasing the
memory by taking care of all of the special
operations that are required to update the memory
contents. The end of a program or erase operation
can
be
detected
and
any
error
conditions
identified. The command set required to control
the memory is consistent with JEDEC standards.
Two different bus interfaces are supported by the
memory. The primary interface is the Low Pin
Count (or LPC) Standard Interface. This has been
designed to remove the need for the ISA bus in
Figure 3. TSOP Connections
AI05437
A1
A0
DQ0
A7
A4
A3
A2
A6
A5
A9
A8
W
VSS
VCC
DQ7
G
RB
DQ5
DQ1
DQ2
DQ3
DQ4
DQ6
ID1
LAD1
LAD2
GPI3
TBL
ID2
GPI0
WP
NC
VCC
NC
IC (VIL)
RFU
GPI4
NC
VSS
LFRAME
RFU
LAD3
VSS
VCC
RFU
RFU
NC
CLK
RP
NC
VPP
VCC
NC
M50LPW040
10
1
11
20
21
30
31
40
RFU
NC
INIT
NC
RFU
GPI2
LAD0
GPI1
ID0
VSS
NC
NC
NC
IC (VIH)
NC
NC
NC
NC
RC
RP
VPP
VCC
NC
A10
VSS
VSS
VCC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com