C8051F310 datasheet(37/228 Pages) SILABS

37 / 228 page

Rev. 1.7

C8051F310/1/2/3/4/5/6/7

Digital Supply Current—CPU Inactive (Idle Mode, not fetching instructions from Flash)

IDD (Note 3)

VDD = 3.0 V, F = 25 MHz

—3.8

4.3

VDD = 3.0 V, F = 1 MHz

—0.20—

VDD = 3.0 V, F = 80 kHz

—16—

µA

VDD = 3.6 V, F = 25 MHz

—4.8

5.3

IDD Supply Sensitivity (Note 3,

Note 4)

F = 25 MHz

—44—

%/V

F = 1 MHz

—56—

%/V

IDD Frequency Sensitivity (Note 3,

Note 6)

VDD = 3.0 V, F < 1 MHz, T = 25 °C

—

0.21

—

mA/MHz

VDD = 3.0 V, F > 1 MHz, T = 25 °C

—

0.15

—

mA/MHz

VDD = 3.6 V, F < 1 MHz, T = 25 °C

—

0.28

—

mA/MHz

VDD = 3.6 V, F > 1 MHz, T = 25 °C

—

0.19

—

mA/MHz

Digital Supply Current

(Stop Mode, shutdown)

Oscillator not running,

VDD Monitor Disabled

—< 0.1—

µA

Table 3.1. Global DC Electrical Characteristics (Continued)

–40°C to +85°C, 25 MHz System Clock unless otherwise specified.

Parameter

Conditions

Min

Typ

Max

Units

Notes:

Given in Table 9.1 on page 110.

SYSCLK must be at least 32 kHz to enable debugging.

Based on device characterization data, not production tested.

Active and Inactive IDD at voltages and frequencies other than those specified can be calculated

using the IDD Supply Sensitivity. For example, if the VDD is 3.3 V instead of 3.0 V at 25 MHz: IDD =

7.8 mA typical at 3.0 V and f = 25 MHz. From this, IDD = 7.8 mA + 0.67 x (3.3 V – 3.0 V) = 8 mA at

3.3 V and f = 25 MHz.

IDD can be estimated for frequencies < 15 MHz by multiplying the frequency of interest by the fre-

quency sensitivity number for that range. When using these numbers to estimate IDD for > 15 MHz,

the estimate should be the current at 25 MHz minus the difference in current indicated by the fre-

quency sensitivity number. For example:

VDD = 3.0 V; F = 20 MHz, IDD = 7.8 mA – (25 MHz – 20 MHz) x 0.21 mA/MHz = 6.75 mA.

Idle IDD can be estimated for frequencies < 1 MHz by multiplying the frequency of interest by the

frequency sensitivity number for that range. When using these numbers to estimate Idle IDD for > 1

MHz, the estimate should be the current at 25 MHz minus the difference in current indicated by the

frequency sensitivity number. For example:

VDD = 3.0 V; F = 5 MHz, Idle IDD = 4.8 mA – (25 MHz – 5 MHz) x 0.15 mA/MHz = 1.8 mA.

C8051F310 데이터시트(PDF) 37 Page - Silicon Laboratories

C8051F310 데이터시트(HTML) 37 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL