전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32WB09TE 데이터시트(PDF) 7 Page - STMicroelectronics

부품명 STM32WB09TE
상세설명  Ultra-low power wireless 32-bit MCU Arm®-based Cortex®-M0 with Bluetooth® LE and 2.4 GHz radio solution
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WB09TE 데이터시트(HTML) 7 Page - STMicroelectronics

Back Button STM32WB09TE Datasheet HTML 3Page - STMicroelectronics STM32WB09TE Datasheet HTML 4Page - STMicroelectronics STM32WB09TE Datasheet HTML 5Page - STMicroelectronics STM32WB09TE Datasheet HTML 6Page - STMicroelectronics STM32WB09TE Datasheet HTML 7Page - STMicroelectronics STM32WB09TE Datasheet HTML 8Page - STMicroelectronics STM32WB09TE Datasheet HTML 9Page - STMicroelectronics STM32WB09TE Datasheet HTML 10Page - STMicroelectronics STM32WB09TE Datasheet HTML 11Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 73 page
background image
3
Functional overview
3.1
Arm® Cortex®–M0+ core with MPU
The STM3WB09xE contains an Arm® Cortex®-M0+ microprocessor core. The Arm® Cortex®-M0+ was developed
to provide a low-cost platform that meets the needs of CPU implementation, with a reduced pin count and low-
power consumption, while delivering outstanding computational performance and an advanced response to
interrupts. The Arm® Cortex®-M0+ can run from 1 MHz up to 64 MHz.
The Arm® Cortex®-M0+ processor is built on a highly area and power optimized 32-bit processor core, with a 2-
stage pipeline Von Neumann architecture. The processor delivers exceptional energy efficiency through a small
but powerful instruction set and extensively optimized design, providing high-end processing hardware including a
single-cycle multiplier.
The interrupts are handled by the Arm® Cortex®-M0+ nested vector interrupt controller (NVIC). The NVIC controls
specific Arm® Cortex®-M0+ interrupts as well as the STM3WB09xE peripheral interrupts. With its embedded
Arm® core, the STM3WB09xE family is compatible with all ARM® tools and software.
3.2
System architecture
The main system consists of 32-bit multilayer AHB bus matrix that interconnects:
•
Three masters:
–
CPU (Cortex®-M0+) core S-bus
–
DMA1
–
Radio system
•
Nine slaves:
–
Internal flash memory on CPU (Cortex®-M0+) S bus
–
Internal SRAM0 (16 Kbytes )
–
Internal SRAM1 (16 Kbytes )
–
Internal SRAM2 (16 Kbytes )
–
Internal SRAM3 (16 Kbytes )
–
APB0 peripherals (through an AHB to APB bridge)
–
APB1 peripherals (through an AHB to APB bridge)
–
AHB0 peripherals
–
AHBRF including AHB to APB bridge and radio peripherals (connected to APB2)
The bus matrix provides access from a master to a slave, enabling concurrent access and efficient operation even
when several high-speed peripherals work simultaneously.
STM32WB09xE
Functional overview
DS14210 - Rev 6
page 7/73



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com