M7020R datasheet(146/150 Pages) STMICROELECTRONICS

146 / 150 page

M7020R

146/150

JTAG (1149.1) TESTING

The M7020R supports the Test Access Port and

Boundary Scan Architecture as specified in the

IEEE JTAG standard 1149.1. The pin interface to

the chip consists of five signals with the standard

definitions: TCK, TMS, TDI, TDO, and TRST_L.

Table 51 describes the operations that the test ac-

cess port controller supports and Table 52 de-

scribes the TAP Device ID Register.

Note: To disable JTAG functionality, connect the

TCK, TMS, and TDI pins to Ground, and TRST_L

to VDD.

Table 51. Supported Operations

Table 52. TAP Device ID Register

Instruction

Type

Description

SAMPLE/PRELOAD

Mandatory

Sample/Preload. Loads the values of signals going to and from IO

pins into the boundary scan shift register to provide a snapshot of

the normal functional operation.

EXTEST

Mandatory

External Test. Uses boundary scan values shifted in from TAP to

test connectivity external to the device.

INTEST

Optional

Internal Test. Allows slow-speed, functional testing of the device

using the boundary scan register to provide the I/O values.

Field

Range

Initial Value

Description

Revision

[31:28]

0001

Revision Number. This is the current device revision number.

Numbers start from one and increment by one for each revision of

the device.

Part #

[27:12]

0000 0000 0000 0001

This is the part number for this device.

MFID

[11:1]

000_1101_1100

Manufacturer ID. This field is the same as the manufacturer ID

used in the TAP controller.

LSB

[0]

Least Significant Bit

M7020R 데이터시트(PDF) 146 Page - STMicroelectronics

M7020R 데이터시트(HTML) 146 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL