| 전자부품 데이터시트 검색엔진 |
|
VS6525R0EI/T2 데이터시트(PDF) 3 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VS6525R0EI/T2 데이터시트(HTML) 3 Page - STMicroelectronics |
|
3 / 6 page ![]() VS6525 Application and block diagrams 3/6 2 Application and block diagrams 3 Ordering information Figure 1. Application diagram Figure 2. Block diagram CLK CE D[7:0] VGA camera module VS6525 SCL, SDA Baseband or Application Processor HSYNC VSYNC PCLK FSO SCL SDA CLK CE D[7:0] HSYNC, VSYNC PCLK FSO AVDD AGND VDD DGND 1152 x 864 640 x 480 Column ADC X Decoder Line SRAM Video Processor Camera Controller PLL and Clock Management Power Mgmt Power-On Reset Pixel array VS6525 Table 2. Order codes Part number Package VS6525R0EI/T2 Reflowable YUV-VGA (4.9mm x 4.9mm x 2.8mm) |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |