| 전자부품 데이터시트 검색엔진 |
|
M74HCT10 데이터시트(PDF) 1 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M74HCT10 데이터시트(HTML) 1 Page - STMicroelectronics |
|
1 / 8 page ![]() 1/8 August 2001 s HIGH SPEED: tPD = 14ns (TYP.) at VCC = 4.5V s LOW POWER DISSIPATION: ICC = 1µA(MAX.) at TA=25°C s COMPATIBLE WITH TTL OUTPUTS : VIH = 2V (MIN.) VIL = 0.8V (MAX) s BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL s SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) s PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 10 DESCRIPTION The M74HCT10 is an high speed CMOS TRIPLE 3-INPUT NAND GATE fabricated with silicon gate C2MOS technology. The internal circuit is composed of 3 stages including buffer output, which enables high noise immunity and stable output. The M74HCT10 is designed to directly interface HSC2MOS systems with TTL and NMOS components. All inputs are equipped with protection circuits against static discharge and transient excess voltage. M74HCT10 TRIPLE 3-INPUT NAND GATE PIN CONNECTION AND IEC LOGIC SYMBOLS ORDER CODES PACKAGE TUBE T & R DIP M74HCT10B1R SOP M74HCT10M1R M74HCT10RM13TR TSSOP M74HCT10TTR TSSOP DIP SOP |
유사한 부품 번호 - M74HCT10 |
|
유사한 설명 - M74HCT10 |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |