전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS1170 데이터시트(PDF) 30 Page - ams-OSRAM AG

부품명 AS1170
상세설명  AS1170 High current LED/VCSEL driver
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSOSRAM [ams-OSRAM AG]
홈페이지  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

AS1170 데이터시트(HTML) 30 Page - ams-OSRAM AG

Back Button AS1170 Datasheet HTML 26Page - ams-OSRAM AG AS1170 Datasheet HTML 27Page - ams-OSRAM AG AS1170 Datasheet HTML 28Page - ams-OSRAM AG AS1170 Datasheet HTML 29Page - ams-OSRAM AG AS1170 Datasheet HTML 30Page - ams-OSRAM AG AS1170 Datasheet HTML 31Page - ams-OSRAM AG AS1170 Datasheet HTML 32Page - ams-OSRAM AG AS1170 Datasheet HTML 33Page - ams-OSRAM AG AS1170 Datasheet HTML 34Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 53 page
background image
AS1170
Detailed description
Datasheet
• PUBLIC • Document Feedback
DS001083
• v2-00 • 2024-Feb-05
30 / 53
/
The following bus protocol has been defined:
Data transfer may be initiated only when the bus is not busy.
During data transfer, the data line must remain stable whenever the clock line is HIGH.
Changes in the data line while the clock line is HIGH are interpreted as control signals.
Accordingly, the following bus conditions have been defined:
Bus not busy
Both data and clock lines remain HIGH.
Start data transfer
A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a
START condition.
Stop data transfer
A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines
the STOP condition.
Data valid
The state of the data line represents valid data when, after a START condition, the data line is
stable for the duration of the HIGH period of the clock signal. The data on the line must be
changed during the LOW period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition.
The number of data bytes transferred between START and STOP conditions are not limited,
and are determined by the master device. The information is transferred byte-wise and each
receiver acknowledges with a ninth bit.
Acknowledge
Each receiving device, when addressed, is obliged to generate an acknowledge after the
reception of each byte. The master device must generate an extra clock pulse that is
associated with this acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse
in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-
related clock pulse. Of course, setup and hold times must be taken into account. A master
must signal an end of data to the slave by not generating an acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to
enable the master to generate the STOP condition.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com