AS7331 datasheet(48/72 Pages) AMSOSRAM

48 / 72 page

Document Feedback

AS7331

Functional Description

Datasheet

• PUBLIC

DS001047

• v4-00 • 2023-Mar-24

│ 47

Figure 42:

Example of Addressing the AS7331 to Read the Configuration Registers

Figure 43:

Example of Addressing the AS7331 to Read the Measurement Result Registers Starting at

Address 4h

The access of the result register bank with 2 byte addresses each (starting with the low byte), which is

only possible within the measurement state, has a special feature (see Figure 43). After reaching the

last valid result register address (4h or 6h if SYND mode is activated with CREG2:EN_TM =

“1”) the

next result register address is the default one, 2h, during read on. The setback of the result register

address 2h in the measurement mode does not take place if an address was set above the valid

addressable space.

06h

9Ch

CBh

SLAVE

ADDR.

R/W

1 1 1 0 1 0 0

E8h

address CREG1

write EDGES

write BREAK

10h

52h

01h

data transferred from slave to master

data transferred from master to slave

A: acknowledge

NA: not acknowledge

write CREG1

write CREG2

write CREG3

S: START cond.

Sr: repeated START condition

P: STOP cond.

SLAVE

ADDR.

R/W

1 1 1 0 1 0 0

E8h

04h

address MRES3

SLAVE

ADDR.

1 1 1 0 1 0 0

E9h

MRES1

read low byte

read high byte

R/W

MRES3

reg. addr.:

read low byte

read high byte

. . . NA P

data transferred from slave to master

data transferred from master to slave

A: acknowledge

NA: not acknowledge

P: STOP cond.

AS7331 데이터시트(PDF) 48 Page - ams-OSRAM AG

AS7331 데이터시트(HTML) 48 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

데이터시트 다운로드

링크 URL