전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS7341 데이터시트(PDF) 46 Page - ams-OSRAM AG

부품명 AS7341
상세설명  11-Channel Multi-Spectral Digital Sensor
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSOSRAM [ams-OSRAM AG]
홈페이지  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

AS7341 데이터시트(HTML) 46 Page - ams-OSRAM AG

Back Button AS7341 Datasheet HTML 42Page - ams-OSRAM AG AS7341 Datasheet HTML 43Page - ams-OSRAM AG AS7341 Datasheet HTML 44Page - ams-OSRAM AG AS7341 Datasheet HTML 45Page - ams-OSRAM AG AS7341 Datasheet HTML 46Page - ams-OSRAM AG AS7341 Datasheet HTML 47Page - ams-OSRAM AG AS7341 Datasheet HTML 48Page - ams-OSRAM AG AS7341 Datasheet HTML 49Page - ams-OSRAM AG AS7341 Datasheet HTML 50Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 69 page
background image
Document Feedback
AS7341
Register Description
Datasheet
• PUBLIC
DS000504
• v3-00 • 2020-Jun-25
68
│ 45
STATUS Register (Address 0x93)
The primary status register for AS7341 indicates if there are saturation or interrupt events that need to
be handled by the user. This register is self-
clearing, meaning that writing a “1” to any bit in the
register clears that status bit. In this way, the user should read the STATUS register, handle all
indicated event(s) and then write the register value back to STATUS to clear the handled events.
Writing “0” will not clear those bits if they have a value of “1”, which means that new events that
occurred since the last read of the STATUS register will not be accidentally cleared.
Figure 63:
STATUS Register
Addr: 0x93
STATUS
Bit
Bit Name
Default
Access
Bit Description
7
ASAT
0
R, SC
Spectral and Flicker Detect saturation.
If ASIEN is set, indicates Spectral saturation. Check
STATUS2 register to distinguish between analog or
digital saturation.
6:4
reserved
0
R
reserved
3
AINT
0
R, SC
Spectral Channel Interrupt.
If SP_IEN is set, indicates that a spectral event that
met the programmed thresholds and persistence
(APERS) occurred.
2
FINT
0
R, SC
FIFO Buffer Interrupt.
If FIEN is set, indicates that the FIFO_LVL fulfills the
threshold condition. If cleared by writing 1, the
interrupt will be asserted again as more data is
collected. To fully clear this interrupt, all data must
be read from the FIFO buffer.
1
C_INT
0
R, SC
Calibration Interrupt.
0
SINT
0
R, SC
System Interrupt.
If SIEN is set, indicates that system interrupt is set.
Refer to Status5 register.
STATUS 2 Register (Address 0xA3)
Figure 64:
STATUS 2 Register
Addr: 0xA3
STATUS 2
Bit
Bit Name
Default
Access
Bit Description
7
reserved
0
reserved
6
AVALID
0
R
Spectral Valid.
Indicates that the spectral measurement has been
completed
5
reserved
0
reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com