| 전자부품 데이터시트 검색엔진 |
|
FE2.1 데이터시트(PDF) 1 Page - Terminus Technology Inc. |
|
|
|||||||||||||||||||||||||||||
FE2.1 데이터시트(HTML) 1 Page - Terminus Technology Inc. |
|
1 / 20 page ![]() USB 2.0 7-Port Hub Data Sheet Rev. 1.01 FE2.1 USB 2.0 HIGH SPEED 7-PORT HUB CONTROLLER _______________________Data Sheet_______________________ INTRODUCTION The FE2.1 is a highly integrated, high quality, high performance, low power consumption, yet low overall cost solution for USB 2.0 High Speed 7-Port Hub. It adopts Multiple Transaction Translator (MTT) architecture to explore the maximum possible throughput. Six, instead of two, non-periodic transaction buffers are used to minimize potential traffic jamming. The whole design is based on state-machine-control to reduce the response delay time; no micro controller is used in this chip. To guarantee high quality, the whole chip is covered by Test Scan Chain – include even the high speed (480MHz) modules, so that all the logic components could be fully tested before shipping. Special Build-In-Self-Test mode is designed to exercise all high, full, and low speed Analog Front End (AFE) components in the packaging and testing stages as well. Low power consumption is achieved by using 0.18μm technology and comprehensive power/clock control mechanism. Most part of the chip will not be clocked unless needed. FEATURES Low power consumption □ 155 mA when seven downstream facing ports enabled in High-Speed mode; □ 66 mA when one downstream facing port enabled in High-Speed mode; Fully compliant with Universal Serial Bus Specification Revision 2.0 (USB 2.0); □ Upstream facing port supports High- Speed (480MHz) and Full-Speed (12MHz) modes; □ 7 downstream facing ports support High-Speed (480MHz), Full-Speed (12MHz), and Low-Speed (1.5MHz) modes; Integrated USB 2.0 Transceivers; Integrated upstream 1.5KΩ pull-up, downstream 15KΩ pull-down, and serial resisters; Integrated 5V to 3.3V and 1.8V regulator. Integrated Power-On-Reset circuit; Integrated 12MHz Oscillator with feedback resister and crystal load capacitor; Integrated 12MHz-to-480MHz Phase Lock Loop (PLL); Multiple Transaction Translator (MTT) – □ One TT for each downstream port; Jul. 16, 2009 Subject to Change Without Notice 1 |
유사한 부품 번호 - FE2.1 |
|
유사한 설명 - FE2.1 |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |