MK50H25DIP datasheet(22/64 Pages) STMICROELECTRONICS

22 / 64 page

07:00

IADR

The high order 8 bits of the address of the first word (lowest address)

in the Initialization Block. IADR must be written by the Host prior to

issuing an INIT primitive.

4.1.2.4 Control and Status Register 3 (CSR3)

RAP<3:1> = 3

BIT

NAME

DESCRIPTION

15:00

IADR

The low order 16 bits of the address of the first word (lowest address)

in the Initialization Block. Must be written by the Host prior to issuing

an INIT primitive. The Initialization block must begin on an even byte

boundary.

4.1.2.5 Control and Status Register 4 (CSR4)

CSR4 allows redefinition of the bus master interface.

RAP<3:1> = 4

BIT

NAME

DESCRIPTION

15:12

XWD0/1, RWD0/1

These bits enable and determine the timer values for the Transmit and

Receive Watchdog Timers. These timers are independently program-

mable and are reset by any transition on the TCLK and RCLK pins re-

spectively. The Watchdog timers will expire after approximately Wn

SYSCLK cycles (if not reset by transition on TCLK / RCLK pins) and

Provider Primitive 3 will be issued. The following table shows the se-

lections for Wn:

XWD1/RWD1

XWD0/RWD0

Disabled

ROBA

Setting this bit will cause the MK50H25 to put the first byte of received

data into both the upper and lower bytes of the receive buffer to effec-

tively cause the Receive data to be Odd-Byte Aligned. This feature is

particularly useful for extraction of odd-byte Level 3 headers from re-

ceived frames leaving the remaining data even byte aligned.

XHOLD

Setting this bit enables the Transmit FIFO Hold-off mechansim of the

MK50H25. The Transmit FIFO Hold-off watermark is selected along

with the FIFO watermark so as to avoid possible conflicts.

IADR <15:00>

MK50H25

22/64

MK50H25DIP 데이터시트(PDF) 22 Page - STMicroelectronics

MK50H25DIP 데이터시트(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

데이터시트 다운로드

링크 URL