전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PSD211RL 데이터시트(PDF) 12 Page - STMicroelectronics

부품명 PSD211RL
상세설명  Low Cost Field Programmable Microcontroller Peripherals
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD211RL 데이터시트(HTML) 12 Page - STMicroelectronics

Back Button PSD211RL Datasheet HTML 8Page - STMicroelectronics PSD211RL Datasheet HTML 9Page - STMicroelectronics PSD211RL Datasheet HTML 10Page - STMicroelectronics PSD211RL Datasheet HTML 11Page - STMicroelectronics PSD211RL Datasheet HTML 12Page - STMicroelectronics PSD211RL Datasheet HTML 13Page - STMicroelectronics PSD211RL Datasheet HTML 14Page - STMicroelectronics PSD211RL Datasheet HTML 15Page - STMicroelectronics PSD211RL Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 51 page
background image
Port
Configurations
A
I/O or low-order (latched) address lines
B
I/O and/or CS0–CS7
C
A16-A18 or CS8-CS10
PSD211R Family
9
The PSD211R operates in 8-bit address/data mode, enabling it to interface directly to a
variety of 8-bit multiplexed microcontrollers. It works as follows: the address/data bus
(AD0-AD7) is bi-directional and permits the latching of the address when the ALE/AS signal
is active. On the same pins, the data is read from or written to the device, depending on the
state of the control signals (WR, RD, etc.). You should connect your MCU according to the
following figure. Ports A through C can be configured according to Table 3, below.
Your
8-bit
MCU
PSD211R
PA
PB
PC
AD0 -AD7
I /O or A0 - A7
A8 -A15
ALE/AS
PSEN
R/ W or WR
RD/E
A19 / CSI
RESET
A16-A181
I /O or CS0 - CS7
CS8 - CS10
OR
Figure 3. Connecting a PSD211R to an 8-Bit Multiplexed-Bus MCU
8.0
Operating Mode
Table 3. Bus and Port Configuration Options
9.0
Programmable
Address
Decoder (PAD)
NOTE: 1. Connect A16-A18 to Port C if your MCU outputs more than 16 bits of address.
The PSD211R contains two programmable arrays, referred to as PAD A and PAD B
(Figure 4). PAD A is used to generate chip select signals derived from the input address to
the internal EPROM blocks and I/O ports.
PAD B outputs to Ports B and C for off-chip usage. PAD B can also be used to extend the
decoding to select external devices or as a random logic replacement.
PAD A and PAD B receive the same inputs. The PAD logic is configured by PSDsoft based
on the designer’s input. The PAD’s non-volatile configuration is stored in a re-programmable
CMOS EPROM. Windowed packages are available for erasure by the user. See Table 4 for
a list of PAD A and PAD B functions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com