CAT823LSDI-G datasheet(7/14 Pages) CATALYST

7 / 14 page

CAT823, CAT824, CAT825

Doc. No. MD-3027, Rev. B

Characteristics subject to change without notice

FUNCTIONAL DESCRIPTION

PROCESSOR RESET

The

CAT823-825

detect

supply

voltage

(VCC)

conditions that are below the specified voltage trip

value (VRST) and provide a reset output to maintain

correct system operation. On power-up, RESET

¯¯¯¯¯¯ (and

RESET if available) are kept active for a minimum

delay tRP of 140ms after the supply voltage (VCC) rises

above VRST to allow the power supply and processor

to stabilize. When VCC drops below the voltage trip

value (VRST), the reset output signals RESET

¯¯¯¯¯¯ (and

RESET) are pulled active. RESET

¯¯¯¯¯¯ (and RESET if

available) is specifically designed to provide the reset

input signals for processors. This provides reliable

and consistent operation as power is turned on, off or

during brownout conditions by maintaining the

processor operation in known conditions.

MANUAL RESET

The CAT823 and CAT825 each have a Manual Reset

(MR

¯¯¯) input to allow for alternative control of the reset

outputs. The MR

¯¯¯ input is designed for direct con-

nection to a pushbutton (see Figure 1). The MR

¯¯¯ input

is internally pulled up by 52kΩ resistor and must be

pulled low to cause the reset outputs to go active.

Internally, this input is debounced and timed such that

RESET

¯¯¯¯¯¯ (and RESET) signals of at least 140ms

minimum will be generated. The min 140ms tRP delay

commences as the Manual Reset input is released

from the low level. (see Figure 2)

Figure 1. Pushbutton RESET

Figure 2. Timing Diagram – Pushbutton RESET

VIL

VIH

VOH

tRP

tPDLY

tPB

VOL

RESET

CAT825

VCC

RESET

GND

Supply

Voltage

CAT823LSDI-G 데이터시트(PDF) 7 Page - Catalyst Semiconductor

CAT823LSDI-G 데이터시트(HTML) 7 Page - Catalyst Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

데이터시트 다운로드

링크 URL