LTC1860CS8 datasheet(8/12 Pages) LINER

8 / 12 page

LTC1860/LTC1861

18601f

Load Circuit for tdDO, tr, tf, tdis and ten

Voltage Waveforms for SDO Rise and Fall Times, tr, tf

Voltage Waveforms for SDO Delay Times, tdDO and thDO

Voltage Waveforms for ten

SDO

20pF

TEST POINT

VCC tdis WAVEFORM 2, ten

tdis WAVEFORM 1

1860 TC01

SCK

SDO

VIL

tdDO

thDO

VOH

VOL

1860 TC02

1860 TC03

CONV

SDO

ten

SDO

1860 TC04

VOH

VOL

TEST CIRCUITS

Voltage Waveforms for tdis

SDO

WAVEFORM 1

(SEE NOTE 1)

VIH

tdis

90%

10%

SDO

WAVEFORM 2

(SEE NOTE 2)

CONV

NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH

THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL

NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH

THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL

1860 TC05

LTC1860 OPERATION

Operating Sequence

The LTC1860 conversion cycle begins with the rising edge

of CONV. After a period equal to tCONV, the conversion is

finished. If CONV is left high after this time, the LTC1860

goes into sleep mode drawing only leakage current. On the

falling edge of CONV, the LTC1860 goes into sample mode

and SDO is enabled. SCK synchronizes the data transfer

with each bit being transmitted from SDO on the falling

SCK edge. The receiving system should capture the data

from SDO on the rising edge of SCK. After completing the

data transfer, if further SCK clocks are applied with CONV

low, SDO will output zeros indefinitely. See Figure 1.

Analog Inputs

The LTC1860 has a unipolar differential analog input. The

converter will measure the voltage between the “IN+” and

“IN–” inputs. A zero code will occur when IN+ minus IN–

equals zero. Full scale occurs when IN+ minus IN– equals

VREF minus 1LSB. See Figure 2. Both the “IN+” and

“IN–” inputs are sampled at the same time, so common

mode noise on the inputs is rejected by the ADC. If “IN–”

is grounded and VREF is tied to VCC, a rail-to-rail input span

will result on “IN+” as shown in Figure 3.

Reference Input

The voltage on the reference input of the LTC1860 (and the

LTC1861 MSOP package) defines the full-scale range of

the A/D converter. These ADCs can operate with reference

voltages from VCC to 1V.

APPLICATIO S I FOR ATIO

LTC1860CS8 데이터시트(PDF) 8 Page - Linear Technology

LTC1860CS8 데이터시트(HTML) 8 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

데이터시트 다운로드

링크 URL