전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST10F269 데이터시트(PDF) 139 Page - STMicroelectronics

부품명 ST10F269
상세설명  16-BIT MCU WITH MAC UNIT, 256K BYTE FLASH MEMORY AND 12K BYTE RAM
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F269 데이터시트(HTML) 139 Page - STMicroelectronics

Back Button ST10F269 Datasheet HTML 135Page - STMicroelectronics ST10F269 Datasheet HTML 136Page - STMicroelectronics ST10F269 Datasheet HTML 137Page - STMicroelectronics ST10F269 Datasheet HTML 138Page - STMicroelectronics ST10F269 Datasheet HTML 139Page - STMicroelectronics ST10F269 Datasheet HTML 140Page - STMicroelectronics ST10F269 Datasheet HTML 141Page - STMicroelectronics ST10F269 Datasheet HTML 142Page - STMicroelectronics ST10F269 Datasheet HTML 143Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 139 / 160 page
background image
ST10F269
139/160
The real minimum value for TCL depends on the
jitter of the PLL. The PLL tunes fCPU to keep it
locked on fXTAL. The relative deviation of TCL is
the maximum when it is refered to one TCL
period. It decreases according to the formula and
to the Figure 68 given below. For N periods of TCL
the minimum value is computed using the
corresponding deviation DN:
where N = number of consecutive TCL periods
and 1
≤ N ≤ 40. So for a period of 3 TCL periods
(N = 3):
D3
=
4 - 3/15 = 3.8%
3TCLmin
=3TCLNOM x (1 - 3.8/100)
=3TCLNOM x 0.962
3TCLmin
=
36.075ns (at fCPU = 40MHz)
This is especially important for bus cycles using wait
states and e.g. for the operation of timers, serial
interfaces, etc. For all slower operations and longer
periods (e.g. pulse train generation or measurement,
lower Baud rates, etc.) the deviation caused by the
PLL jitter is negligible.
21.4.8 - External Clock Drive XTAL1
VDD = 5V ± 10%, VSS = 0V, TA = -40 to +125 °C
Notes: 1. Theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal. 25MHz is the maximum input
frequency when using an external crystal oscillator. However, 40MHz can be applied with an external clock source.
2. The input clock signal must reach the defined levels VIL and VIH2.
TCL
MIN
TCL
NOM
1
D
N
100
-------------
–




×
=
D
N
4N 15
) %
[]
⁄
–
(
±
=
Figure 68 : Approximated Maximum PLL Jitter
Parameter
Symbol
fCPU = fXTAL
fCPU = fXTAL / 2
fCPU = fXTAL x F
F = 1.5/2,/2.5/3/4/5
Unit
min
max
min
max
min
max
Oscillator period
tOSC SR
25 1
–
12.5
–
40 x N
100 x N
ns
High time
t1
SR
10 2
–
5 2
–
10 2
–ns
Low time
t2
SR
10 2
–
5 2
–
10 2
–ns
Rise time
t3
SR
–
3 2
–
3 2
–
3 2
ns
Fall time
t4
SR
–
3 2
–
3 2
–
3 2
ns
32
16
8
4
2
±1
±2
±3
±4
Max.jitter [%]
N
This approximated formula is valid for
1
≤ N ≤ 40 and 10MHz ≤ f
CPU ≤ 40MHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com