ST10R172LT6 datasheet(21/68 Pages) STMICROELECTRONICS

21 / 68 page

21/68

ST10R172L - GENERAL PURPOSE TIMERS

9.2

GPT2

The GPT2 module provides precise event control and time measurement. It includes two

timers (T5, T6) and a capture/reload register (CAPREL). Both timers can be clocked with an

input clock derived from the CPU clock via a programmable prescaler or with external signals.

The count direction (up/down) for each timer is programmable by software or altered

dynamically by an external signal on a port pin (TxEUD). Concatenation of the timers is

supported by the output toggle latch (T6OTL) of timer T6, which changes its state on each

timer overflow/underflow.

The state of T6OTL may be used to clock timer T5, or may be output on a port pin T6OUT. The

overflows/underflows of timer T6 reload the CAPREL register. The CAPREL register captures

the contents of T5 based on an external signal transition on the corresponding port pin

(CAPIN), and timer T5 may optionally be cleared after the capture procedure. This allows

absolute time differences to be measured or pulse multiplication to be performedwithout

software overhead.

CPU=50MHz

Timer input selection

000b

001b

010b

011b

100b

101b

110b

111b

Prescaler

Factor

128

256

512

Input

Frequency

12.5 MHz 6.25 MHz 3.125

MHz

1.563

MHz

781

KHz

391

KHz

195

KHz

97.6

KHz

Resolution

80ns

160ns

320ns

640ns

1.28 us

2.56 us

5.12 us

10.24 us

Period

5.24ms

10.49ms

20.97ms

41.94ms

83.88ms

167.7ms

335.5ms

671ms

Table 6 GPT2 timer input frequencies, resolution and periods

ST10R172LT6 데이터시트(PDF) 21 Page - STMicroelectronics

ST10R172LT6 데이터시트(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

데이터시트 다운로드

링크 URL