| 전자부품 데이터시트 검색엔진 |
|
ST72325 데이터시트(PDF) 170 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72325 데이터시트(HTML) 170 Page - STMicroelectronics |
|
170 / 196 page ![]() 170/196 12.12 10-BIT ADC CHARACTERISTICS Subject to general operating conditions for VDD, fCPU, and TA unless otherwise specified. Notes: 1. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k Ω). Data based on characterization results, not tested in production. Symbol Parameter Conditions Min Typ Max Unit fADC ADC clock frequency 0.4 2 MHz VAREF Analog reference voltage 0.7*VDD ≤VAREF ≤VDD 3.8 VDD V VAIN Conversion voltage range 1) VSSA VAREF Ilkg Positive input leakage current for analog input -40°C ≤TA≤85°C range ±250 nA Other TA ranges ±1 µA Negative input leakage current on ro- bust analog pins VIN<VSS, | IIN |< 400µA on adjacent robust ana- log pin 56 µA RAIN External input impedance see Figure 95 and Figure 96 k Ω CAIN External capacitor on analog input pF fAIN Variation freq. of analog input signal Hz CADC Internal sample and hold capacitor 12 pF tADC Conversion time (Sample+Hold) fCPU=8MHz, SPEED=0 fADC=2MHz 7.5 µs tADC - No of sample capacitor loading cycles - No. of Hold conversion cycles 4 11 1/fADC |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |