ST52T301 datasheet(24/100 Pages) STMICROELECTRONICS

24 / 100 page

4.3 Interrupt Sources

ST52x301manages interrupt signals generated by

the internal peripherals (Timer, Triac/PWM

Driver,Analog to Digital Converter and Serial

Communication Port) or coming from the INT pin.

Th e polar it y of t he Ext er n al I nt er rupt is

programmed by the EXTI bit of the REG_CONF14

(see Table 4.1 and fig. 4.4). EXTI=0 means that

INT_EXT is active on rising edge, otherwise it is

active on falling edge.

Each peripheral can be programmed in order to

generate the associate interrupt;further detailsare

described in the related chapter.

4.4 Interrupt Maskability

The interrupts can be masked by configuring the

REG_CONF14. The interrupt is enabled when the

bit associated to the mask interrupt is ”1”.

Viceversa, when the bit is ”0”, the interrupt is

masked and is kept pendent.

For example LDCF 14, 6

(CONF_REG14 =00000110) enables interrupts

coming from the ADC (INT_ADC) and from the SCI

(INT_SCI).

4.5 Interrupt Priority

Six priority levels are available: level 5 has the

lowest priority, level 0 has the highest priority.

Level 5 is associated to the Main Program, levels 4

to 1 are programmable by means of the priority

whereas the higher level is related to the external

interrupt (INT_EXT).

Timer, Triac/PWM Driver, SCI and ADC are

identified by a two bits Peripheral Code (see Table

4.2); in order to set the

i-th priority level the user

must write the peripheral label

i in the related INTi

priority level.

Bit

Name

Value

Description

MSKE

External Interrupt

Masked

External Interrupt

Not Masked

MSKAD

A/D Converter Interrupt

Masked

A/D Converter Interrupt

Not Masked

MSKSCI

SCI Interrupt

Masked

SCI Interrupt

Not Masked

MSKTM

TIMER Interrupt

Masked

TIMER Interrupt

Not Masked

MSKTC

TRIAC/ PWM Interrupt

Masked

TRIAC/ PWM Interrupt

Not Masked

not used

EXTI

Active on Rising Edge

Active on Falling Edge

Table 4.1. Configuration Register 14 Description

Name

Description

Priority

Peripheral

Code

Maskable

EPROM

Locations

INT_EXT

External Interrupt (INT)

Ext

Highest

yes

200-201

INT_ADC

ADC

Int

Programmable

yes

192-193

INT_SCI

SCI

Int

Programmable

yes

194-195

INT_TIMER

TIMER

Int

Programmable

yes

196-197

INT_TRIAC

TRIAC

Int

Programmable

yes

198-199

Table 4.2. Interrupts Description

24/99

ST52T301/E301

ST52T301 데이터시트(PDF) 24 Page - STMicroelectronics

ST52T301 데이터시트(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

데이터시트 다운로드

링크 URL