전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

ST5451 데이터시트(PDF) 25 Page - STMicroelectronics

부품명 ST5451
상세설명  ISDN HDLC AND GCI CONTROLLER
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST5451 데이터시트(HTML) 25 Page - STMicroelectronics

Back Button ST5451 Datasheet HTML 21Page - STMicroelectronics ST5451 Datasheet HTML 22Page - STMicroelectronics ST5451 Datasheet HTML 23Page - STMicroelectronics ST5451 Datasheet HTML 24Page - STMicroelectronics ST5451 Datasheet HTML 25Page - STMicroelectronics ST5451 Datasheet HTML 26Page - STMicroelectronics ST5451 Datasheet HTML 27Page - STMicroelectronics ST5451 Datasheet HTML 28Page - STMicroelectronics ST5451 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 34 page
background image
ELECTRICAL CHARACTERISTICS (T from 0 to 70
°C, VDD =5 ± 0.25V).
Symbol
Parameter
Test Condition
Min.
Typ.
Max.
Unit
IS
Supply Current
CLK Freq. = 4MHz
CLK Freq. = 2MHz
NO CLK Freq.
–
–
–
4
2
20
–
4
300
mA
mA
µA
STATIC CHARACTERISTICS - GCI INTERFACE (T from 0 to 70
°C, VDD =5 ± 0.25V).
Symbol
Parameter
Condition
Min.
Max.
Unit
VIH
High Level Input Voltage
Maximum leakage current :
± 10
µA
2.4
VDD+0,4
V
VIL
Low Level Input Voltage
Maximum leakage current :
± 10
µA
VSS-0,4
0,8
V
VOH
High Level Output Voltage
IOH = -0,4
µA
2,4
V
VOL
Low Level Output Voltage
IOL = 2mA
0,45
V
VOL
Low Level Output Voltage
DOUT .Din . INT
IOL = 7mA
0,45
V
C
Input/Output Capacity
10
pF
COUT
Load Capacity DIN/DOUT
150
pF
Load Capacity INT
150
pF
Load Capacity AD0/7
100
pF
DYNAMIC ELECTRICAL CHARACTERISTICS - GCI Interface
Symbol
Parameter
Min.
Typ.
Max.
Unit
FSync
8 KHz
8
KHz
FCLK
64 x n x FSync 1
≤ n ≤ 8
512
4096
KHz
tWCH
Period of CLK High
80
ns
tWCL
Period of CLK Low
80
ns
tRC
Rise Time of CLK
10
ns
tFC
Full Time of CLK
10
ns
tHCF
Hold Time: CLK - FS
0
ns
tSFC
Set-up Time: FS - CLK
30
ns
tDCD
Delay Time: CLK High to data valid. out: 150 pF
80
ns
tDCZ
Delay Time: to Data Disabled
0
80
ns
tDFD
Delay Time: FSync. High to data valid. count: 150 pF. Applies
only if Sync rises later than CLK raising edge.
80
ns
tSDC
Set-up Time: Data valid to CLK receive edge.
30
ns
tHDC
Hold Time: CLK low to data invalid.
30
ns
ST5451
25/34



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com