| 전자부품 데이터시트 검색엔진 |
|
ST6208C 데이터시트(PDF) 45 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST6208C 데이터시트(HTML) 45 Page - STMicroelectronics |
|
45 / 104 page ![]() ST6208C/ST6209C/ST6210C/ST6220C 45/104 WATCHDOG TIMER (Cont’d) 8.1.7 Register Description WATCHDOG REGISTER (WDGR) Address: 0D8h - Read /Write Reset Value: 1111 1110 (FE h) Bits 7:2 = T[5:0] Downcounter bits Caution: These bits are reversed and shifted with respect to the physical counter: bit-7 (T0) is the LSB of the Watchdog downcounter and bit-2 (T5) is the MSB. Bit 1 = SR: Software Reset bit Software can generate a reset by clearing this bit while the C bit is set. When C = 0 (Watchdog de- activated) the SR bit is the MSB of the 7-bit timer. 0: Generate (write) 1: No software reset generated, MSB of 7-bit timer Bit 0 = C Watchdog Control bit. If the hardware option is selected (WDACT bit in Option byte), this bit is forced high and cannot be changed by the user (the Watchdog is always ac- tive). When the software option is selected (WDACT bit in Option byte), the Watchdog func- tion is activated by setting the C bit, and cannot then be deactivated (except by resetting the MCU). When C is kept cleared the counter can be used as a 7-bit timer. 0: Watchdog deactivated 1: Watchdog activated 70 T0 T1 T2 T3 T4 T5 SR C 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |